{"id":"https://openalex.org/W1536364934","doi":"https://doi.org/10.1007/3-540-58419-6_120","title":"An optoelectronic 3-D Field Programmable Gate Array","display_name":"An optoelectronic 3-D Field Programmable Gate Array","publication_year":1994,"publication_date":"1994-01-01","ids":{"openalex":"https://openalex.org/W1536364934","doi":"https://doi.org/10.1007/3-540-58419-6_120","mag":"1536364934"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-58419-6_120","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-58419-6_120","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023971342","display_name":"J. Depreitere","orcid":null},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"J. Depreitere","raw_affiliation_strings":["Electronics and Information Systems Department, University of Ghent, Ghent, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Information Systems Department, University of Ghent, Ghent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017316795","display_name":"Henk Neefs","orcid":null},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"H. Neefs","raw_affiliation_strings":["Electronics and Information Systems Department, University of Ghent, Ghent, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Information Systems Department, University of Ghent, Ghent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047207289","display_name":"Herwig Van Marck","orcid":"https://orcid.org/0000-0002-5198-5335"},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"H. Van Marck","raw_affiliation_strings":["Electronics and Information Systems Department, University of Ghent, Ghent, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Information Systems Department, University of Ghent, Ghent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048590409","display_name":"Jan Van Campenhout","orcid":"https://orcid.org/0000-0002-5910-1442"},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"J. Van Campenhout","raw_affiliation_strings":["Electronics and Information Systems Department, University of Ghent, Ghent, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Information Systems Department, University of Ghent, Ghent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111529795","display_name":"R. Baets","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Baets","raw_affiliation_strings":["Information Technology Department, University of Ghent Electronics, Ghent, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Information Technology Department, University of Ghent Electronics, Ghent, Belgium","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032558375","display_name":"Bart Dhoedt","orcid":"https://orcid.org/0000-0002-7271-7479"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B. Dhoedt","raw_affiliation_strings":["Information Technology Department, University of Ghent Electronics, Ghent, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Information Technology Department, University of Ghent Electronics, Ghent, Belgium","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067643219","display_name":"Hugo Thienpont","orcid":"https://orcid.org/0000-0003-0483-0960"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"H. Thienpont","raw_affiliation_strings":["Applied Physics Department, Free University of Brussels, Brussels, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Applied Physics Department, Free University of Brussels, Brussels, Belgium","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074244907","display_name":"Irina Veretennicoff","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"I. Veretennicoff","raw_affiliation_strings":["Applied Physics Department, Free University of Brussels, Brussels, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Applied Physics Department, Free University of Brussels, Brussels, Belgium","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":46,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"352","last_page":"360"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8623890280723572},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7714332938194275},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7598397135734558},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.6143454313278198},{"id":"https://openalex.org/keywords/stack","display_name":"Stack (abstract data type)","score":0.6003128290176392},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.5847297310829163},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.5774264931678772},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.4731646180152893},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.4608559012413025},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.44729524850845337},{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.43447816371917725},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43350645899772644},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3923816382884979},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.37560179829597473},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34653741121292114},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.28882700204849243},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18903234601020813},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.17675262689590454},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10957112908363342},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08011692762374878}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8623890280723572},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7714332938194275},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7598397135734558},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.6143454313278198},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.6003128290176392},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.5847297310829163},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.5774264931678772},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.4731646180152893},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.4608559012413025},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.44729524850845337},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.43447816371917725},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43350645899772644},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3923816382884979},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.37560179829597473},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34653741121292114},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.28882700204849243},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18903234601020813},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.17675262689590454},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10957112908363342},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08011692762374878},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/3-540-58419-6_120","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-58419-6_120","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W181285536","https://openalex.org/W1597088765","https://openalex.org/W1970296212","https://openalex.org/W2011786775","https://openalex.org/W2023540721","https://openalex.org/W2029853052","https://openalex.org/W2052854493","https://openalex.org/W4320811555"],"related_works":["https://openalex.org/W2014165129","https://openalex.org/W2466591189","https://openalex.org/W2376859467","https://openalex.org/W2038293309","https://openalex.org/W2764789987","https://openalex.org/W1972395546","https://openalex.org/W2154814801","https://openalex.org/W3163714531","https://openalex.org/W2085192548","https://openalex.org/W4309935840"],"abstract_inverted_index":null,"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}