{"id":"https://openalex.org/W2137622171","doi":"https://doi.org/10.1007/3-540-58419-6_112","title":"DSP development with full-speed prototyping based on HW/SW codesign techniques","display_name":"DSP development with full-speed prototyping based on HW/SW codesign techniques","publication_year":1994,"publication_date":"1994-01-01","ids":{"openalex":"https://openalex.org/W2137622171","doi":"https://doi.org/10.1007/3-540-58419-6_112","mag":"2137622171"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-58419-6_112","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-58419-6_112","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055846108","display_name":"Jouni Isoaho","orcid":"https://orcid.org/0000-0002-5789-3992"},"institutions":[{"id":"https://openalex.org/I150589677","display_name":"Tampere University of Applied Sciences","ror":"https://ror.org/00bwtjf83","country_code":"FI","type":"education","lineage":["https://openalex.org/I150589677"]},{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"Jouni Isoaho","raw_affiliation_strings":["Signal Processing Laboratory, Tampere University of Technology, P.O.Box 553, FIN-33101, Tampere, Finland","[Tampere Univ. of Tech.]"],"affiliations":[{"raw_affiliation_string":"Signal Processing Laboratory, Tampere University of Technology, P.O.Box 553, FIN-33101, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"[Tampere Univ. of Tech.]","institution_ids":["https://openalex.org/I150589677"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032163732","display_name":"Axel Jantsch","orcid":"https://orcid.org/0000-0003-2251-0004"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]},{"id":"https://openalex.org/I4210163443","display_name":"Electronic Systems Design (Malta)","ror":"https://ror.org/05ecnxy68","country_code":"MT","type":"company","lineage":["https://openalex.org/I4210163443"]}],"countries":["MT","SE"],"is_corresponding":false,"raw_author_name":"Axel Jantsch","raw_affiliation_strings":["Royal Institute of Technology, Electronic System Design, P.O. Box 204, S-16440, Stockholm, Sweden","Electronic System Design"],"affiliations":[{"raw_affiliation_string":"Royal Institute of Technology, Electronic System Design, P.O. Box 204, S-16440, Stockholm, Sweden","institution_ids":["https://openalex.org/I86987016"]},{"raw_affiliation_string":"Electronic System Design","institution_ids":["https://openalex.org/I4210163443"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003371230","display_name":"Hannu Tenhunen","orcid":"https://orcid.org/0000-0003-1959-6513"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]},{"id":"https://openalex.org/I4210163443","display_name":"Electronic Systems Design (Malta)","ror":"https://ror.org/05ecnxy68","country_code":"MT","type":"company","lineage":["https://openalex.org/I4210163443"]}],"countries":["MT","SE"],"is_corresponding":false,"raw_author_name":"Hannu Tenhunen","raw_affiliation_strings":["Royal Institute of Technology, Electronic System Design, P.O. Box 204, S-16440, Stockholm, Sweden","Electronic System Design"],"affiliations":[{"raw_affiliation_string":"Royal Institute of Technology, Electronic System Design, P.O. Box 204, S-16440, Stockholm, Sweden","institution_ids":["https://openalex.org/I86987016"]},{"raw_affiliation_string":"Electronic System Design","institution_ids":["https://openalex.org/I4210163443"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5055846108"],"corresponding_institution_ids":["https://openalex.org/I150589677","https://openalex.org/I4210133110"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.5757,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.695586,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"318","last_page":"320"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7912027835845947},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.7827985286712646},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7790918350219727},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6555739641189575},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6486556529998779},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.6381074786186218},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.5800331234931946},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5077422857284546},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.5049243569374084},{"id":"https://openalex.org/keywords/development-environment","display_name":"Development environment","score":0.45418182015419006},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.41255858540534973},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33205485343933105},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2298031449317932},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15252932906150818},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.06858164072036743}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7912027835845947},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.7827985286712646},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7790918350219727},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6555739641189575},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6486556529998779},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.6381074786186218},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.5800331234931946},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5077422857284546},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.5049243569374084},{"id":"https://openalex.org/C139968098","wikidata":"https://www.wikidata.org/wiki/Q3055454","display_name":"Development environment","level":2,"score":0.45418182015419006},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.41255858540534973},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33205485343933105},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2298031449317932},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15252932906150818},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.06858164072036743},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/3-540-58419-6_112","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-58419-6_112","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1589210471","https://openalex.org/W1735031787","https://openalex.org/W1961285653","https://openalex.org/W2007173547","https://openalex.org/W2045414863","https://openalex.org/W2127780907"],"related_works":["https://openalex.org/W2997602288","https://openalex.org/W2152649261","https://openalex.org/W200899231","https://openalex.org/W2356927082","https://openalex.org/W2905116260","https://openalex.org/W2382673458","https://openalex.org/W3162338610","https://openalex.org/W2376218453","https://openalex.org/W2050556089","https://openalex.org/W619091307"],"abstract_inverted_index":null,"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}