{"id":"https://openalex.org/W1558731150","doi":"https://doi.org/10.1007/3-540-58184-7_113","title":"Analytic model of a Cache Only Memory Architecture","display_name":"Analytic model of a Cache Only Memory Architecture","publication_year":1994,"publication_date":"1994-01-01","ids":{"openalex":"https://openalex.org/W1558731150","doi":"https://doi.org/10.1007/3-540-58184-7_113","mag":"1558731150"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-58184-7_113","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-58184-7_113","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://oa.upm.es/14441/","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078746692","display_name":"Carlos Carreras","orcid":"https://orcid.org/0000-0002-1594-5635"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Carlos Carreras","raw_affiliation_strings":["Departamento de Ingenier\u00eda Electr\u00f3nica, Universidad Polit\u00e9cnica de Madrid, Ciudad Universitaria s/n, 28040, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Departamento de Ingenier\u00eda Electr\u00f3nica, Universidad Polit\u00e9cnica de Madrid, Ciudad Universitaria s/n, 28040, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028623087","display_name":"Carlos Alberola\u2010L\u00f3pez","orcid":"https://orcid.org/0000-0003-3684-0055"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Carlos A. L\u00f3pez","raw_affiliation_strings":["Departamento de Ingenier\u00eda Electr\u00f3nica, Universidad Polit\u00e9cnica de Madrid, Ciudad Universitaria s/n, 28040, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Departamento de Ingenier\u00eda Electr\u00f3nica, Universidad Polit\u00e9cnica de Madrid, Ciudad Universitaria s/n, 28040, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073531919","display_name":"Manuel V. Hermenegildo","orcid":"https://orcid.org/0000-0002-7583-323X"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Manuel Hermenegildo","raw_affiliation_strings":["Departamento de Inteligencia Artificial, Universidad Polit\u00e9cnica de Madrid, Boadilla del Monte, 28660, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Departamento de Inteligencia Artificial, Universidad Polit\u00e9cnica de Madrid, Boadilla del Monte, 28660, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5078746692"],"corresponding_institution_ids":["https://openalex.org/I88060688"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.2130898,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"336","last_page":"350"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8758338689804077},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7188500165939331},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6857392191886902},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5990738272666931},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.539344072341919},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.5338189601898193},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.46967846155166626},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.44219422340393066},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4238559901714325},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.4167836606502533},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.3613893985748291},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3537329435348511},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.2558809816837311},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1780071258544922}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8758338689804077},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7188500165939331},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6857392191886902},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5990738272666931},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.539344072341919},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.5338189601898193},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.46967846155166626},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.44219422340393066},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4238559901714325},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.4167836606502533},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.3613893985748291},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3537329435348511},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.2558809816837311},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1780071258544922},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/3-540-58184-7_113","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-58184-7_113","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:oa.upm.es:14441","is_oa":true,"landing_page_url":"https://oa.upm.es/14441/","pdf_url":null,"source":{"id":"https://openalex.org/S4377196323","display_name":"UPM Digital Archive (Technical University of Madrid)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I88060688","host_organization_name":"Universidad Polit\u00e9cnica de Madrid","host_organization_lineage":["https://openalex.org/I88060688"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"PARLE '94 Parallel Architectures and Languages Europe | Parallel Architectures and Languages Europe - PARLE'94 | July 1994 | Athens, Greece","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:oa.upm.es:14441","is_oa":true,"landing_page_url":"https://oa.upm.es/14441/","pdf_url":null,"source":{"id":"https://openalex.org/S4377196323","display_name":"UPM Digital Archive (Technical University of Madrid)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I88060688","host_organization_name":"Universidad Polit\u00e9cnica de Madrid","host_organization_lineage":["https://openalex.org/I88060688"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"PARLE '94 Parallel Architectures and Languages Europe | Parallel Architectures and Languages Europe - PARLE'94 | July 1994 | Athens, Greece","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W110816249","https://openalex.org/W137422242","https://openalex.org/W1554130893","https://openalex.org/W1567936764","https://openalex.org/W1590079261","https://openalex.org/W1966285605","https://openalex.org/W2008802098","https://openalex.org/W2122100378","https://openalex.org/W2136161361","https://openalex.org/W2153287020","https://openalex.org/W2890565716","https://openalex.org/W2991399116"],"related_works":["https://openalex.org/W2105141138","https://openalex.org/W1495085183","https://openalex.org/W1797968800","https://openalex.org/W2407815036","https://openalex.org/W2500568371","https://openalex.org/W3216777841","https://openalex.org/W2764760984","https://openalex.org/W4291186713","https://openalex.org/W1965261831","https://openalex.org/W2135302104"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}