{"id":"https://openalex.org/W1530674317","doi":"https://doi.org/10.1007/3-540-57091-8_41","title":"A highly parallel FPGA-based machine and its formal verification","display_name":"A highly parallel FPGA-based machine and its formal verification","publication_year":1993,"publication_date":"1993-01-01","ids":{"openalex":"https://openalex.org/W1530674317","doi":"https://doi.org/10.1007/3-540-57091-8_41","mag":"1530674317"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-57091-8_41","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-57091-8_41","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080554885","display_name":"Paul Shaw","orcid":"https://orcid.org/0000-0002-6488-5288"},"institutions":[{"id":"https://openalex.org/I181647926","display_name":"University of Strathclyde","ror":"https://ror.org/00n3w3b69","country_code":"GB","type":"education","lineage":["https://openalex.org/I181647926"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Paul Shaw","raw_affiliation_strings":["HardLab Department of Computer Science, University of Strathclyde, Richmond Street, Glasgow, Scotland, UK","University of Strathclyde"],"affiliations":[{"raw_affiliation_string":"HardLab Department of Computer Science, University of Strathclyde, Richmond Street, Glasgow, Scotland, UK","institution_ids":["https://openalex.org/I181647926"]},{"raw_affiliation_string":"University of Strathclyde","institution_ids":["https://openalex.org/I181647926"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020718618","display_name":"George Milne","orcid":"https://orcid.org/0000-0002-9796-0600"},"institutions":[{"id":"https://openalex.org/I181647926","display_name":"University of Strathclyde","ror":"https://ror.org/00n3w3b69","country_code":"GB","type":"education","lineage":["https://openalex.org/I181647926"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"George Milne","raw_affiliation_strings":["HardLab Department of Computer Science, University of Strathclyde, Richmond Street, Glasgow, Scotland, UK","University of Strathclyde"],"affiliations":[{"raw_affiliation_string":"HardLab Department of Computer Science, University of Strathclyde, Richmond Street, Glasgow, Scotland, UK","institution_ids":["https://openalex.org/I181647926"]},{"raw_affiliation_string":"University of Strathclyde","institution_ids":["https://openalex.org/I181647926"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5080554885"],"corresponding_institution_ids":["https://openalex.org/I181647926"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":1.0388,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.76261682,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"162","last_page":"173"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7785956859588623},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6794053316116333},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6135898232460022},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5762010812759399},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.5334909558296204},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5178014039993286},{"id":"https://openalex.org/keywords/occam","display_name":"occam","score":0.43498578667640686},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4304285943508148},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3733801245689392},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3627937138080597},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.35315561294555664},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.339718759059906},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3332796096801758},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12559303641319275}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7785956859588623},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6794053316116333},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6135898232460022},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5762010812759399},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5334909558296204},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5178014039993286},{"id":"https://openalex.org/C78469957","wikidata":"https://www.wikidata.org/wiki/Q838062","display_name":"occam","level":2,"score":0.43498578667640686},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4304285943508148},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3733801245689392},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3627937138080597},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.35315561294555664},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.339718759059906},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3332796096801758},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12559303641319275},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/3-540-57091-8_41","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-57091-8_41","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W63406520","https://openalex.org/W95184404","https://openalex.org/W119570465","https://openalex.org/W169682278","https://openalex.org/W1514892954","https://openalex.org/W1600749316","https://openalex.org/W1971019789","https://openalex.org/W1983253480","https://openalex.org/W2029005287","https://openalex.org/W2036945707","https://openalex.org/W2067044103","https://openalex.org/W2085912345","https://openalex.org/W2100382727","https://openalex.org/W2106525646","https://openalex.org/W2808554676","https://openalex.org/W3144368627","https://openalex.org/W4231905827","https://openalex.org/W4242530255"],"related_works":["https://openalex.org/W2367348190","https://openalex.org/W594316872","https://openalex.org/W1976224881","https://openalex.org/W2367794224","https://openalex.org/W2017163657","https://openalex.org/W2831860248","https://openalex.org/W77825421","https://openalex.org/W1968650434","https://openalex.org/W2105610663","https://openalex.org/W1996607072"],"abstract_inverted_index":null,"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}