{"id":"https://openalex.org/W1582261418","doi":"https://doi.org/10.1007/3-540-57091-8_31","title":"Automatic one-hot re-encoding for FPGAs","display_name":"Automatic one-hot re-encoding for FPGAs","publication_year":1993,"publication_date":"1993-01-01","ids":{"openalex":"https://openalex.org/W1582261418","doi":"https://doi.org/10.1007/3-540-57091-8_31","mag":"1582261418"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-57091-8_31","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-57091-8_31","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021483151","display_name":"D.L. Allen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210142747","display_name":"Lablogic Systems (United Kingdom)","ror":"https://ror.org/04y3nvy62","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210142747"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Dave Allen","raw_affiliation_strings":["Viewlogic Systems, Inc, USA","Viewlogic Systems, Inc"],"affiliations":[{"raw_affiliation_string":"Viewlogic Systems, Inc, USA","institution_ids":[]},{"raw_affiliation_string":"Viewlogic Systems, Inc","institution_ids":["https://openalex.org/I4210142747"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5021483151"],"corresponding_institution_ids":["https://openalex.org/I4210142747"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":1.0419,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.79588015,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"71","last_page":"77"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9879999756813049,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8623644113540649},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8151828050613403},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.6839492917060852},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.6723625659942627},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.6180346012115479},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.6076770424842834},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.49026206135749817},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46992599964141846},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.43896907567977905},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43244630098342896},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3726115822792053},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3411324620246887},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3382359445095062},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.311978280544281},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2022489309310913}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8623644113540649},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8151828050613403},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.6839492917060852},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.6723625659942627},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.6180346012115479},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.6076770424842834},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.49026206135749817},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46992599964141846},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.43896907567977905},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43244630098342896},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3726115822792053},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3411324620246887},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3382359445095062},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.311978280544281},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2022489309310913}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/3-540-57091-8_31","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-57091-8_31","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2105761964","https://openalex.org/W2158888072","https://openalex.org/W3162854230"],"related_works":["https://openalex.org/W1512285683","https://openalex.org/W4234601000","https://openalex.org/W2139569078","https://openalex.org/W2197466303","https://openalex.org/W2187918628","https://openalex.org/W2135636985","https://openalex.org/W4239388060","https://openalex.org/W1607849496","https://openalex.org/W2170504327","https://openalex.org/W2526300902"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}