{"id":"https://openalex.org/W2102871594","doi":"https://doi.org/10.1007/3-540-57091-8_28","title":"MONTAGE: An FPGA for synchronous and asynchronous circuits","display_name":"MONTAGE: An FPGA for synchronous and asynchronous circuits","publication_year":1993,"publication_date":"1993-01-01","ids":{"openalex":"https://openalex.org/W2102871594","doi":"https://doi.org/10.1007/3-540-57091-8_28","mag":"2102871594"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-57091-8_28","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-57091-8_28","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003894282","display_name":"Scott Hauck","orcid":"https://orcid.org/0000-0001-9516-0311"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Scott Hauck","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Washington, 98195, Seattle, WA","University of Washington"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Washington, 98195, Seattle, WA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"University of Washington","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104065501","display_name":"Gaetano Borriello","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gaetano Borriello","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Washington, 98195, Seattle, WA","University of Washington"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Washington, 98195, Seattle, WA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"University of Washington","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053468539","display_name":"Steven M. Burns","orcid":"https://orcid.org/0000-0003-0248-5403"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven Burns","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Washington, 98195, Seattle, WA","University of Washington"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Washington, 98195, Seattle, WA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"University of Washington","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032101034","display_name":"Carl Ebeling","orcid":"https://orcid.org/0000-0001-5032-3615"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Carl Ebeling","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Washington, 98195, Seattle, WA","University of Washington"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Washington, 98195, Seattle, WA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"University of Washington","institution_ids":["https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5003894282"],"corresponding_institution_ids":["https://openalex.org/I201448701"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":2.2096,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.86815287,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"44","last_page":"51"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.8908929824829102},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8575646281242371},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.780287504196167},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7218504548072815},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6610932350158691},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.6232908964157104},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.514288604259491},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.45839154720306396},{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.4341318607330322},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4106701910495758},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3903564512729645},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3869917094707489},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.3696519136428833},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3518824577331543},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3515893220901489},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.19086727499961853},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15919938683509827},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1585298478603363},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.07528179883956909},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06450167298316956},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.055777162313461304}],"concepts":[{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.8908929824829102},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8575646281242371},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.780287504196167},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7218504548072815},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6610932350158691},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.6232908964157104},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.514288604259491},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.45839154720306396},{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.4341318607330322},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4106701910495758},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3903564512729645},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3869917094707489},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3696519136428833},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3518824577331543},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3515893220901489},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.19086727499961853},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15919938683509827},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1585298478603363},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.07528179883956909},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06450167298316956},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.055777162313461304}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1007/3-540-57091-8_28","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-57091-8_28","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.25.7275","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.25.7275","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ee.washington.edu/faculty/hauck/./publications/vienna.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.52.3162","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.52.3162","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.washington.edu/research/lis/papers/postscript/hauck-vienna.ps","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W181285536","https://openalex.org/W1765538419","https://openalex.org/W2120428980","https://openalex.org/W2148035760","https://openalex.org/W4231905827"],"related_works":["https://openalex.org/W2095703739","https://openalex.org/W364924225","https://openalex.org/W1993985975","https://openalex.org/W2112590095","https://openalex.org/W2093992207","https://openalex.org/W2325117947","https://openalex.org/W628161287","https://openalex.org/W158833317","https://openalex.org/W794031490","https://openalex.org/W2349909378"],"abstract_inverted_index":null,"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}