{"id":"https://openalex.org/W1562649267","doi":"https://doi.org/10.1007/3-540-49481-2_33","title":"Generation of Test Patterns for Differential Diagnosis of Digital Circuits","display_name":"Generation of Test Patterns for Differential Diagnosis of Digital Circuits","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W1562649267","doi":"https://doi.org/10.1007/3-540-49481-2_33","mag":"1562649267"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-49481-2_33","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-49481-2_33","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5104883655","display_name":"Francisco Azevedo","orcid":"https://orcid.org/0000-0002-8255-4351"},"institutions":[{"id":"https://openalex.org/I83558840","display_name":"Universidade Nova de Lisboa","ror":"https://ror.org/02xankh89","country_code":"PT","type":"education","lineage":["https://openalex.org/I83558840"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"Francisco Azevedo","raw_affiliation_strings":["Dep. Inform\u00e1tica, Universidade Nova de Lisboa, 2825, Monte da Caparica, Portugal"],"affiliations":[{"raw_affiliation_string":"Dep. Inform\u00e1tica, Universidade Nova de Lisboa, 2825, Monte da Caparica, Portugal","institution_ids":["https://openalex.org/I83558840"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077525447","display_name":"Pedro Barahona","orcid":"https://orcid.org/0000-0002-8355-4986"},"institutions":[{"id":"https://openalex.org/I83558840","display_name":"Universidade Nova de Lisboa","ror":"https://ror.org/02xankh89","country_code":"PT","type":"education","lineage":["https://openalex.org/I83558840"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Pedro Barahona","raw_affiliation_strings":["Dep. Inform\u00e1tica, Universidade Nova de Lisboa, 2825, Monte da Caparica, Portugal"],"affiliations":[{"raw_affiliation_string":"Dep. Inform\u00e1tica, Universidade Nova de Lisboa, 2825, Monte da Caparica, Portugal","institution_ids":["https://openalex.org/I83558840"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5104883655"],"corresponding_institution_ids":["https://openalex.org/I83558840"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.4069,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.65558912,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"462","last_page":"462"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6254867911338806},{"id":"https://openalex.org/keywords/nor-logic","display_name":"NOR logic","score":0.5924851894378662},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.5566151738166809},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5492770671844482},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5203313827514648},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5078187584877014},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.49545347690582275},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.4662292003631592},{"id":"https://openalex.org/keywords/value","display_name":"Value (mathematics)","score":0.4631352722644806},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4418152868747711},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44005563855171204},{"id":"https://openalex.org/keywords/truth-table","display_name":"Truth table","score":0.4151192903518677},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.26359257102012634},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.22416424751281738},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2160710096359253},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.16509732604026794},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15564009547233582},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12189891934394836}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6254867911338806},{"id":"https://openalex.org/C165862026","wikidata":"https://www.wikidata.org/wiki/Q670372","display_name":"NOR logic","level":5,"score":0.5924851894378662},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5566151738166809},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5492770671844482},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5203313827514648},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5078187584877014},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.49545347690582275},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.4662292003631592},{"id":"https://openalex.org/C2776291640","wikidata":"https://www.wikidata.org/wiki/Q2912517","display_name":"Value (mathematics)","level":2,"score":0.4631352722644806},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4418152868747711},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44005563855171204},{"id":"https://openalex.org/C56949724","wikidata":"https://www.wikidata.org/wiki/Q219079","display_name":"Truth table","level":2,"score":0.4151192903518677},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.26359257102012634},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.22416424751281738},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2160710096359253},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.16509732604026794},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15564009547233582},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12189891934394836},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/3-540-49481-2_33","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-49481-2_33","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/10","score":0.6200000047683716,"display_name":"Reduced inequalities"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W158482823","https://openalex.org/W178927935","https://openalex.org/W1512564030","https://openalex.org/W1540899940","https://openalex.org/W1600680409","https://openalex.org/W2061373658","https://openalex.org/W2146220807"],"related_works":["https://openalex.org/W2212614118","https://openalex.org/W1564210455","https://openalex.org/W2294621766","https://openalex.org/W1929924975","https://openalex.org/W2963391980","https://openalex.org/W2465495808","https://openalex.org/W2502492371","https://openalex.org/W4247150897","https://openalex.org/W2113335393","https://openalex.org/W3112267016"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}