{"id":"https://openalex.org/W1784866341","doi":"https://doi.org/10.1007/3-540-46117-5_105","title":"Architecture Design of a Reconfigurable Multiplier for Flexible Coarse-Grain Implementations","display_name":"Architecture Design of a Reconfigurable Multiplier for Flexible Coarse-Grain Implementations","publication_year":2002,"publication_date":"2002-01-01","ids":{"openalex":"https://openalex.org/W1784866341","doi":"https://doi.org/10.1007/3-540-46117-5_105","mag":"1784866341"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-46117-5_105","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-46117-5_105","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071478994","display_name":"G. Koutroumpezis","orcid":null},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"G. Koutroumpezis","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, Democritus University of Thrace, Greece"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Democritus University of Thrace, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016453015","display_name":"K. Tatas","orcid":"https://orcid.org/0000-0001-5087-5778"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"K. Tatas","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, Democritus University of Thrace, Greece"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Democritus University of Thrace, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043131021","display_name":"Dimitrios Soudris","orcid":"https://orcid.org/0000-0002-6930-6847"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"D. Soudris","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, Democritus University of Thrace, Greece"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Democritus University of Thrace, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018256813","display_name":"S. Blionas","orcid":"https://orcid.org/0000-0003-4108-3669"},"institutions":[{"id":"https://openalex.org/I86100027","display_name":"Intracom Telecom (Greece)","ror":"https://ror.org/04npy5k94","country_code":"GR","type":"company","lineage":["https://openalex.org/I86100027"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"S. Blionas","raw_affiliation_strings":["Hellenic Telecom and Electronics Industry, INTRACOM S.A, 19002, Peania, Greece"],"affiliations":[{"raw_affiliation_string":"Hellenic Telecom and Electronics Industry, INTRACOM S.A, 19002, Peania, Greece","institution_ids":["https://openalex.org/I86100027"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108075591","display_name":"K. Masselos","orcid":null},"institutions":[{"id":"https://openalex.org/I86100027","display_name":"Intracom Telecom (Greece)","ror":"https://ror.org/04npy5k94","country_code":"GR","type":"company","lineage":["https://openalex.org/I86100027"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"K. Masselos","raw_affiliation_strings":["Hellenic Telecom and Electronics Industry, INTRACOM S.A, 19002, Peania, Greece"],"affiliations":[{"raw_affiliation_string":"Hellenic Telecom and Electronics Industry, INTRACOM S.A, 19002, Peania, Greece","institution_ids":["https://openalex.org/I86100027"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110036680","display_name":"A. Thanailakis","orcid":null},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"A. Thanailakis","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, Democritus University of Thrace, Greece"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Democritus University of Thrace, Greece","institution_ids":["https://openalex.org/I147962203"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5071478994"],"corresponding_institution_ids":["https://openalex.org/I147962203"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.3195,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.62121212,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1027","last_page":"1036"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.8548396825790405},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8108571171760559},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.7823761701583862},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7799601554870605},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7483799457550049},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5511757731437683},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4896250367164612},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.46185198426246643},{"id":"https://openalex.org/keywords/booths-multiplication-algorithm","display_name":"Booth's multiplication algorithm","score":0.4471372961997986},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4256178140640259},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4231381416320801},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41392844915390015},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41242825984954834},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.3352639079093933},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2905787229537964},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07702738046646118},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.07674962282180786}],"concepts":[{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.8548396825790405},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8108571171760559},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.7823761701583862},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7799601554870605},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7483799457550049},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5511757731437683},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4896250367164612},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.46185198426246643},{"id":"https://openalex.org/C72475854","wikidata":"https://www.wikidata.org/wiki/Q477049","display_name":"Booth's multiplication algorithm","level":4,"score":0.4471372961997986},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4256178140640259},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4231381416320801},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41392844915390015},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41242825984954834},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.3352639079093933},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2905787229537964},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07702738046646118},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.07674962282180786},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/3-540-46117-5_105","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-46117-5_105","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.107.2774","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.107.2774","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://vlsi.ee.duth.gr/amdrel/papers/FPL2002.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W73093023","https://openalex.org/W1584008964","https://openalex.org/W1997179893","https://openalex.org/W2090068045","https://openalex.org/W2105185051","https://openalex.org/W2122992089","https://openalex.org/W2135050419","https://openalex.org/W2163298894","https://openalex.org/W2165099691","https://openalex.org/W3143533263"],"related_works":["https://openalex.org/W4323268213","https://openalex.org/W2101047079","https://openalex.org/W3217463396","https://openalex.org/W4242128654","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W3170806431","https://openalex.org/W2357289797","https://openalex.org/W2803703254"],"abstract_inverted_index":null,"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}