{"id":"https://openalex.org/W1967528558","doi":"https://doi.org/10.1007/3-540-45716-x_45","title":"Selective Clock-Gating for Low Power/Low Noise Synchronous Counters","display_name":"Selective Clock-Gating for Low Power/Low Noise Synchronous Counters","publication_year":2002,"publication_date":"2002-01-01","ids":{"openalex":"https://openalex.org/W1967528558","doi":"https://doi.org/10.1007/3-540-45716-x_45","mag":"1967528558"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-45716-x_45","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-45716-x_45","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111737781","display_name":"Pilar Parra","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pilar Parra","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla-CNM, Universidad de Sevilla, Avda. Reina Mercedes s/n, 41012, Sevilla, SPAIN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla-CNM, Universidad de Sevilla, Avda. Reina Mercedes s/n, 41012, Sevilla, SPAIN","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073626271","display_name":"Antonio J. Acosta","orcid":"https://orcid.org/0000-0002-7934-9162"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Antonio Acosta","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla-CNM, Universidad de Sevilla, Avda. Reina Mercedes s/n, 41012, Sevilla, SPAIN","Instituto de Microelectr\u00f3nica de Sevilla-CNM-CSIC Departamento do Dise\u00f1o Digital Departamento de Electr\u00f3nica y Electromagnetismo Departamento de Tecnolog\u00eda Electr\u00f3nica, Universidad de Sevilla, Avda. Reina Mercedes, s/n. Edif. CICA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla-CNM, Universidad de Sevilla, Avda. Reina Mercedes s/n, 41012, Sevilla, SPAIN","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]},{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla-CNM-CSIC Departamento do Dise\u00f1o Digital Departamento de Electr\u00f3nica y Electromagnetismo Departamento de Tecnolog\u00eda Electr\u00f3nica, Universidad de Sevilla, Avda. Reina Mercedes, s/n. Edif. CICA","institution_ids":["https://openalex.org/I4210104545"]}]},{"author_position":"last","author":{"id":null,"display_name":"Manuel Valencia","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Manuel Valencia","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla-CNM, Universidad de Sevilla, Avda. Reina Mercedes s/n, 41012, Sevilla, SPAIN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla-CNM, Universidad de Sevilla, Avda. Reina Mercedes s/n, 41012, Sevilla, SPAIN","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5073626271"],"corresponding_institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.1494183,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"448","last_page":"457"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.9368416666984558},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.6459569931030273},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6437996029853821},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6297970414161682},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.6193478107452393},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6034449338912964},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.512675404548645},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4497416615486145},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.44228336215019226},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.43557652831077576},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.42801299691200256},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4234501123428345},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.4196985960006714},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4188099503517151},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.40009865164756775},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3934628665447235},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21077916026115417},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1833954155445099},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.15447378158569336},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13525894284248352},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1280907690525055},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.11426982283592224},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.1091165542602539},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.10143354535102844}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.9368416666984558},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.6459569931030273},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6437996029853821},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6297970414161682},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.6193478107452393},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6034449338912964},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.512675404548645},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4497416615486145},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.44228336215019226},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.43557652831077576},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.42801299691200256},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4234501123428345},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.4196985960006714},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4188099503517151},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.40009865164756775},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3934628665447235},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21077916026115417},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1833954155445099},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15447378158569336},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13525894284248352},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1280907690525055},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.11426982283592224},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.1091165542602539},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.10143354535102844},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/3-540-45716-x_45","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-45716-x_45","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"mag:1967528558","is_oa":false,"landing_page_url":"https://dblp.uni-trier.de/db/conf/patmos/patmos2002.html#ParraAV02","pdf_url":null,"source":{"id":"https://openalex.org/S4306420715","display_name":"Power and Timing Modeling, Optimization and Simulation","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"Power and Timing Modeling, Optimization and Simulation","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8100000023841858,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W562583503","https://openalex.org/W1570669108","https://openalex.org/W1608738129","https://openalex.org/W2109195618","https://openalex.org/W2119656753","https://openalex.org/W2152938140","https://openalex.org/W2156114993","https://openalex.org/W3138612623"],"related_works":["https://openalex.org/W3093541357","https://openalex.org/W1968053645","https://openalex.org/W153784379","https://openalex.org/W3133811495","https://openalex.org/W2920980452","https://openalex.org/W2272231026","https://openalex.org/W1509064364","https://openalex.org/W2928803743","https://openalex.org/W2783754862","https://openalex.org/W2580179896","https://openalex.org/W1608844688","https://openalex.org/W2855830816","https://openalex.org/W2915046390","https://openalex.org/W2823634571","https://openalex.org/W1528358268","https://openalex.org/W2762916098","https://openalex.org/W2856191488","https://openalex.org/W2801484734","https://openalex.org/W2757284601","https://openalex.org/W2154337543"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}