{"id":"https://openalex.org/W1515467687","doi":"https://doi.org/10.1007/3-540-45716-x_13","title":"Designing Carry Look-Ahead Adders with an Adiabatic Logic Standard-Cell Library","display_name":"Designing Carry Look-Ahead Adders with an Adiabatic Logic Standard-Cell Library","publication_year":2002,"publication_date":"2002-01-01","ids":{"openalex":"https://openalex.org/W1515467687","doi":"https://doi.org/10.1007/3-540-45716-x_13","mag":"1515467687"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-45716-x_13","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-45716-x_13","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012042678","display_name":"A. Blotti","orcid":null},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]},{"id":"https://openalex.org/I4210139705","display_name":"Ingegneria dei Sistemi (Italy)","ror":"https://ror.org/03spsm219","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210139705"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Antonio Blotti","raw_affiliation_strings":["Dipartimento di Ingegneria dell\u2019Informazione: Elettronica, Informatica, Telecomunicazioni, University of Pisa, Via Diotisalvi 2, I-56122, Pisa, Italy","University of Pisa,#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell\u2019Informazione: Elettronica, Informatica, Telecomunicazioni, University of Pisa, Via Diotisalvi 2, I-56122, Pisa, Italy","institution_ids":["https://openalex.org/I108290504","https://openalex.org/I4210139705"]},{"raw_affiliation_string":"University of Pisa,#TAB#","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083945979","display_name":"Maurizio Castellucci","orcid":null},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]},{"id":"https://openalex.org/I4210139705","display_name":"Ingegneria dei Sistemi (Italy)","ror":"https://ror.org/03spsm219","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210139705"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Maurizio Castellucci","raw_affiliation_strings":["Dipartimento di Ingegneria dell\u2019Informazione: Elettronica, Informatica, Telecomunicazioni, University of Pisa, Via Diotisalvi 2, I-56122, Pisa, Italy","University of Pisa,#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell\u2019Informazione: Elettronica, Informatica, Telecomunicazioni, University of Pisa, Via Diotisalvi 2, I-56122, Pisa, Italy","institution_ids":["https://openalex.org/I108290504","https://openalex.org/I4210139705"]},{"raw_affiliation_string":"University of Pisa,#TAB#","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076824578","display_name":"Roberto Saletti","orcid":"https://orcid.org/0000-0001-9594-3535"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]},{"id":"https://openalex.org/I4210139705","display_name":"Ingegneria dei Sistemi (Italy)","ror":"https://ror.org/03spsm219","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210139705"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Roberto Saletti","raw_affiliation_strings":["Dipartimento di Ingegneria dell\u2019Informazione: Elettronica, Informatica, Telecomunicazioni, University of Pisa, Via Diotisalvi 2, I-56122, Pisa, Italy","University of Pisa,#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell\u2019Informazione: Elettronica, Informatica, Telecomunicazioni, University of Pisa, Via Diotisalvi 2, I-56122, Pisa, Italy","institution_ids":["https://openalex.org/I108290504","https://openalex.org/I4210139705"]},{"raw_affiliation_string":"University of Pisa,#TAB#","institution_ids":["https://openalex.org/I108290504"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":5.7164,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.96094519,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"118","last_page":"127"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adiabatic-process","display_name":"Adiabatic process","score":0.8376980423927307},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8026313781738281},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6519021391868591},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6449779272079468},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.5735533833503723},{"id":"https://openalex.org/keywords/carry","display_name":"Carry (investment)","score":0.519015908241272},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5183973908424377},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.45792943239212036},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.451216459274292},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4484262764453888},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4452112913131714},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.4346632957458496},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43040499091148376},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3946727216243744},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.27302950620651245},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2409592568874359},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23848611116409302},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22263231873512268},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.18864679336547852},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17659714818000793},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.14972808957099915},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1336451768875122}],"concepts":[{"id":"https://openalex.org/C109663097","wikidata":"https://www.wikidata.org/wiki/Q182453","display_name":"Adiabatic process","level":2,"score":0.8376980423927307},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8026313781738281},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6519021391868591},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6449779272079468},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.5735533833503723},{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.519015908241272},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5183973908424377},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.45792943239212036},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.451216459274292},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4484262764453888},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4452112913131714},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4346632957458496},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43040499091148376},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3946727216243744},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.27302950620651245},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2409592568874359},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23848611116409302},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22263231873512268},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.18864679336547852},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17659714818000793},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.14972808957099915},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1336451768875122},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/3-540-45716-x_13","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-45716-x_13","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:arpi.unipi.it:11568/71198","is_oa":false,"landing_page_url":"http://hdl.handle.net/11568/71198","pdf_url":null,"source":{"id":"https://openalex.org/S4377196265","display_name":"CINECA IRIS Institutial research information system (University of Pisa)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I108290504","host_organization_name":"University of Pisa","host_organization_lineage":["https://openalex.org/I108290504"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1492259282","https://openalex.org/W1543643719","https://openalex.org/W1979376206","https://openalex.org/W2041255146","https://openalex.org/W2064295678","https://openalex.org/W2085952730","https://openalex.org/W2119512278","https://openalex.org/W2122984966","https://openalex.org/W2139266362","https://openalex.org/W2147396253","https://openalex.org/W2147530955","https://openalex.org/W2148264694","https://openalex.org/W2168543008","https://openalex.org/W2170191597"],"related_works":["https://openalex.org/W3091802476","https://openalex.org/W2610514210","https://openalex.org/W90892980","https://openalex.org/W2031753133","https://openalex.org/W2080129643","https://openalex.org/W2051041430","https://openalex.org/W2922751745","https://openalex.org/W2365114398","https://openalex.org/W2035113414","https://openalex.org/W2243815476"],"abstract_inverted_index":null,"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}