{"id":"https://openalex.org/W1531552850","doi":"https://doi.org/10.1007/3-540-45639-2_10","title":"A New DSP Architecture for Correcting Errors Using Viterbi Algorithm","display_name":"A New DSP Architecture for Correcting Errors Using Viterbi Algorithm","publication_year":2002,"publication_date":"2002-01-01","ids":{"openalex":"https://openalex.org/W1531552850","doi":"https://doi.org/10.1007/3-540-45639-2_10","mag":"1531552850"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-45639-2_10","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-45639-2_10","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017438927","display_name":"Sungchul Yoon","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Sungchul Yoon","raw_affiliation_strings":["Dept. of Electrical and Electronic Engineering, Yonsei University, 132 Shinchon-Dong, Seodaemoon-Gu, 120-749, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Electronic Engineering, Yonsei University, 132 Shinchon-Dong, Seodaemoon-Gu, 120-749, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100656154","display_name":"Sangwook Kim","orcid":"https://orcid.org/0000-0003-0717-7549"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sangwook Kim","raw_affiliation_strings":["Dept. of Electrical and Electronic Engineering, Yonsei University, 132 Shinchon-Dong, Seodaemoon-Gu, 120-749, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Electronic Engineering, Yonsei University, 132 Shinchon-Dong, Seodaemoon-Gu, 120-749, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009579540","display_name":"Jaeseuk Oh","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaeseuk Oh","raw_affiliation_strings":["Dept. of Electrical and Electronic Engineering, Yonsei University, 132 Shinchon-Dong, Seodaemoon-Gu, 120-749, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Electronic Engineering, Yonsei University, 132 Shinchon-Dong, Seodaemoon-Gu, 120-749, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068528309","display_name":"Sungho Kang","orcid":"https://orcid.org/0000-0002-7093-2095"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungho Kang","raw_affiliation_strings":["Dept. of Electrical and Electronic Engineering, Yonsei University, 132 Shinchon-Dong, Seodaemoon-Gu, 120-749, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Electronic Engineering, Yonsei University, 132 Shinchon-Dong, Seodaemoon-Gu, 120-749, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5017438927"],"corresponding_institution_ids":["https://openalex.org/I193775966"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14502165,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"95","last_page":"102"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8814523220062256},{"id":"https://openalex.org/keywords/viterbi-algorithm","display_name":"Viterbi algorithm","score":0.8218584656715393},{"id":"https://openalex.org/keywords/viterbi-decoder","display_name":"Viterbi decoder","score":0.7811193466186523},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5971605777740479},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5052033066749573},{"id":"https://openalex.org/keywords/soft-output-viterbi-algorithm","display_name":"Soft output Viterbi algorithm","score":0.48780587315559387},{"id":"https://openalex.org/keywords/convolutional-code","display_name":"Convolutional code","score":0.41083383560180664},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.4085380434989929},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.306420236825943},{"id":"https://openalex.org/keywords/sequential-decoding","display_name":"Sequential decoding","score":0.21033591032028198}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8814523220062256},{"id":"https://openalex.org/C60582962","wikidata":"https://www.wikidata.org/wiki/Q83886","display_name":"Viterbi algorithm","level":3,"score":0.8218584656715393},{"id":"https://openalex.org/C117379686","wikidata":"https://www.wikidata.org/wiki/Q6996459","display_name":"Viterbi decoder","level":3,"score":0.7811193466186523},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5971605777740479},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5052033066749573},{"id":"https://openalex.org/C130319729","wikidata":"https://www.wikidata.org/wiki/Q83886","display_name":"Soft output Viterbi algorithm","level":5,"score":0.48780587315559387},{"id":"https://openalex.org/C157899210","wikidata":"https://www.wikidata.org/wiki/Q1395022","display_name":"Convolutional code","level":3,"score":0.41083383560180664},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.4085380434989929},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.306420236825943},{"id":"https://openalex.org/C193969084","wikidata":"https://www.wikidata.org/wiki/Q7452500","display_name":"Sequential decoding","level":4,"score":0.21033591032028198},{"id":"https://openalex.org/C157125643","wikidata":"https://www.wikidata.org/wiki/Q884707","display_name":"Block code","level":3,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/3-540-45639-2_10","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-45639-2_10","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.109.8315","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.109.8315","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://soc.yonsei.ac.kr/Abstract/International_journal/pdf/No22_A New DSP Architecture for Correcting Errors Using Viterbi Algorithm.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2101449818","https://openalex.org/W2106065050","https://openalex.org/W2138473889","https://openalex.org/W2159977934","https://openalex.org/W2160474065","https://openalex.org/W2204223297"],"related_works":["https://openalex.org/W3096277017","https://openalex.org/W2146383045","https://openalex.org/W2143297499","https://openalex.org/W4232476001","https://openalex.org/W2183438146","https://openalex.org/W1621026665","https://openalex.org/W2101868111","https://openalex.org/W2108882652","https://openalex.org/W2365203640","https://openalex.org/W2921374214"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}