{"id":"https://openalex.org/W1568145618","doi":"https://doi.org/10.1007/3-540-45373-3_27","title":"Design of Reversible Logic Circuits by Means of Control Gates","display_name":"Design of Reversible Logic Circuits by Means of Control Gates","publication_year":2000,"publication_date":"2000-01-01","ids":{"openalex":"https://openalex.org/W1568145618","doi":"https://doi.org/10.1007/3-540-45373-3_27","mag":"1568145618"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-45373-3_27","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-45373-3_27","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028180851","display_name":"Alexis De Vos","orcid":null},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"A. De Vos","raw_affiliation_strings":["Universiteit Gent and Imec v.z.w, B-9000, Gent, Belgium"],"affiliations":[{"raw_affiliation_string":"Universiteit Gent and Imec v.z.w, B-9000, Gent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048692545","display_name":"B. Desoete","orcid":null},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"B. Desoete","raw_affiliation_strings":["Universiteit Gent, B-9000, Gent, Belgium"],"affiliations":[{"raw_affiliation_string":"Universiteit Gent, B-9000, Gent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022864156","display_name":"Adrian Adamski","orcid":"https://orcid.org/0000-0002-3703-7865"},"institutions":[{"id":"https://openalex.org/I188884621","display_name":"Lodz University of Technology","ror":"https://ror.org/00s8fpf52","country_code":"PL","type":"education","lineage":["https://openalex.org/I188884621"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"A. Adamski","raw_affiliation_strings":["Politechnika L\u00f3dzka, 90-924, L\u00f3d\u017a, Poland"],"affiliations":[{"raw_affiliation_string":"Politechnika L\u00f3dzka, 90-924, L\u00f3d\u017a, Poland","institution_ids":["https://openalex.org/I188884621"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077728038","display_name":"Piotr Pietrzak","orcid":"https://orcid.org/0000-0003-1489-5274"},"institutions":[{"id":"https://openalex.org/I188884621","display_name":"Lodz University of Technology","ror":"https://ror.org/00s8fpf52","country_code":"PL","type":"education","lineage":["https://openalex.org/I188884621"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"P. Pietrzak","raw_affiliation_strings":["Politechnika L\u00f3dzka, 90-924, L\u00f3d\u017a, Poland"],"affiliations":[{"raw_affiliation_string":"Politechnika L\u00f3dzka, 90-924, L\u00f3d\u017a, Poland","institution_ids":["https://openalex.org/I188884621"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085460970","display_name":"Maciej Sibi\u0144ski","orcid":"https://orcid.org/0000-0002-9752-3400"},"institutions":[{"id":"https://openalex.org/I188884621","display_name":"Lodz University of Technology","ror":"https://ror.org/00s8fpf52","country_code":"PL","type":"education","lineage":["https://openalex.org/I188884621"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"M. Sibi\u0144ski","raw_affiliation_strings":["Politechnika L\u00f3dzka, 90-924, L\u00f3d\u017a, Poland"],"affiliations":[{"raw_affiliation_string":"Politechnika L\u00f3dzka, 90-924, L\u00f3d\u017a, Poland","institution_ids":["https://openalex.org/I188884621"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074697402","display_name":"Tomasz Widerski","orcid":"https://orcid.org/0000-0001-9687-990X"},"institutions":[{"id":"https://openalex.org/I188884621","display_name":"Lodz University of Technology","ror":"https://ror.org/00s8fpf52","country_code":"PL","type":"education","lineage":["https://openalex.org/I188884621"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"T. Widerski","raw_affiliation_strings":["Politechnika L\u00f3dzka, 90-924, L\u00f3d\u017a, Poland"],"affiliations":[{"raw_affiliation_string":"Politechnika L\u00f3dzka, 90-924, L\u00f3d\u017a, Poland","institution_ids":["https://openalex.org/I188884621"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5028180851"],"corresponding_institution_ids":["https://openalex.org/I32597200"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":3.0652,"has_fulltext":false,"cited_by_count":38,"citation_normalized_percentile":{"value":0.90681173,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"255","last_page":"264"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6872683167457581},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6561089158058167},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6550462245941162},{"id":"https://openalex.org/keywords/feynman-diagram","display_name":"Feynman diagram","score":0.5532523989677429},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5380271673202515},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4783201217651367},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.47341758012771606},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4597284197807312},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.43636003136634827},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.42261937260627747},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.37835097312927246},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.36369678378105164},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.30800971388816833},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2989094853401184},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24034741520881653},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20935046672821045},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09416958689689636}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6872683167457581},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6561089158058167},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6550462245941162},{"id":"https://openalex.org/C65574998","wikidata":"https://www.wikidata.org/wiki/Q386272","display_name":"Feynman diagram","level":2,"score":0.5532523989677429},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5380271673202515},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4783201217651367},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.47341758012771606},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4597284197807312},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.43636003136634827},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.42261937260627747},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.37835097312927246},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.36369678378105164},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.30800971388816833},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2989094853401184},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24034741520881653},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20935046672821045},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09416958689689636},{"id":"https://openalex.org/C37914503","wikidata":"https://www.wikidata.org/wiki/Q156495","display_name":"Mathematical physics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/3-540-45373-3_27","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-45373-3_27","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:archive.ugent.be:129675","is_oa":false,"landing_page_url":"http://hdl.handle.net/1854/LU-129675","pdf_url":null,"source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN: 0302-9743","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W117331286","https://openalex.org/W1549431774","https://openalex.org/W2006176667","https://openalex.org/W2015931928","https://openalex.org/W2059041305","https://openalex.org/W2105915082","https://openalex.org/W2170191597","https://openalex.org/W2403233066","https://openalex.org/W2545767379","https://openalex.org/W2553624144","https://openalex.org/W2579312838","https://openalex.org/W2912120411","https://openalex.org/W2912318510","https://openalex.org/W4251109627","https://openalex.org/W4251702100","https://openalex.org/W4292003697"],"related_works":["https://openalex.org/W2502492371","https://openalex.org/W2098419840","https://openalex.org/W1827076955","https://openalex.org/W1980349267","https://openalex.org/W2542337934","https://openalex.org/W2766377030","https://openalex.org/W2170504327","https://openalex.org/W1977171228","https://openalex.org/W2121963733","https://openalex.org/W1985308002"],"abstract_inverted_index":null,"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}