{"id":"https://openalex.org/W1517401483","doi":"https://doi.org/10.1007/3-540-45373-3_23","title":"Double-Latch Clocking Scheme for Low-Power I.P. Cores","display_name":"Double-Latch Clocking Scheme for Low-Power I.P. Cores","publication_year":2000,"publication_date":"2000-01-01","ids":{"openalex":"https://openalex.org/W1517401483","doi":"https://doi.org/10.1007/3-540-45373-3_23","mag":"1517401483"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-45373-3_23","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-45373-3_23","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053556778","display_name":"Claude Arm","orcid":null},"institutions":[{"id":"https://openalex.org/I135218257","display_name":"Swiss Center for Electronics and Microtechnology (Switzerland)","ror":"https://ror.org/05nrrsx06","country_code":"CH","type":"company","lineage":["https://openalex.org/I135218257"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Claude Arm","raw_affiliation_strings":["CSEM Centre Suisse d\u2019Electronique et de Microtechnique SA, Jaquet-Droz 1, 2007 Neuch\u00e2tel, Switzerland","CSEM Centre Suisse d'Electronique et de Microtechnique SA, Jaquet-Droz 1, 2007 Neuch\u00e2tel, Switzerland"],"affiliations":[{"raw_affiliation_string":"CSEM Centre Suisse d\u2019Electronique et de Microtechnique SA, Jaquet-Droz 1, 2007 Neuch\u00e2tel, Switzerland","institution_ids":["https://openalex.org/I135218257"]},{"raw_affiliation_string":"CSEM Centre Suisse d'Electronique et de Microtechnique SA, Jaquet-Droz 1, 2007 Neuch\u00e2tel, Switzerland","institution_ids":["https://openalex.org/I135218257"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027052275","display_name":"Jean-Marc Masgonty","orcid":null},"institutions":[{"id":"https://openalex.org/I135218257","display_name":"Swiss Center for Electronics and Microtechnology (Switzerland)","ror":"https://ror.org/05nrrsx06","country_code":"CH","type":"company","lineage":["https://openalex.org/I135218257"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Jean-Marc Masgonty","raw_affiliation_strings":["CSEM Centre Suisse d\u2019Electronique et de Microtechnique SA, Jaquet-Droz 1, 2007 Neuch\u00e2tel, Switzerland","CSEM Centre Suisse d'Electronique et de Microtechnique SA, Jaquet-Droz 1, 2007 Neuch\u00e2tel, Switzerland"],"affiliations":[{"raw_affiliation_string":"CSEM Centre Suisse d\u2019Electronique et de Microtechnique SA, Jaquet-Droz 1, 2007 Neuch\u00e2tel, Switzerland","institution_ids":["https://openalex.org/I135218257"]},{"raw_affiliation_string":"CSEM Centre Suisse d'Electronique et de Microtechnique SA, Jaquet-Droz 1, 2007 Neuch\u00e2tel, Switzerland","institution_ids":["https://openalex.org/I135218257"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044663943","display_name":"Christian Piguet","orcid":null},"institutions":[{"id":"https://openalex.org/I135218257","display_name":"Swiss Center for Electronics and Microtechnology (Switzerland)","ror":"https://ror.org/05nrrsx06","country_code":"CH","type":"company","lineage":["https://openalex.org/I135218257"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Christian Piguet","raw_affiliation_strings":["CSEM Centre Suisse d\u2019Electronique et de Microtechnique SA, Jaquet-Droz 1, 2007 Neuch\u00e2tel, Switzerland","CSEM Centre Suisse d'Electronique et de Microtechnique SA, Jaquet-Droz 1, 2007 Neuch\u00e2tel, Switzerland"],"affiliations":[{"raw_affiliation_string":"CSEM Centre Suisse d\u2019Electronique et de Microtechnique SA, Jaquet-Droz 1, 2007 Neuch\u00e2tel, Switzerland","institution_ids":["https://openalex.org/I135218257"]},{"raw_affiliation_string":"CSEM Centre Suisse d'Electronique et de Microtechnique SA, Jaquet-Droz 1, 2007 Neuch\u00e2tel, Switzerland","institution_ids":["https://openalex.org/I135218257"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5053556778"],"corresponding_institution_ids":["https://openalex.org/I135218257"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":8.4117,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.97025533,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"217","last_page":"224"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7587025165557861},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7539075016975403},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6776090264320374},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6348181962966919},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.531985878944397},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.49714329838752747},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.48451393842697144},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.4719996452331543},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4563073217868805},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.4509727656841278},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38224637508392334},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3706173002719879},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3415971100330353},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2969687581062317},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.2083001434803009},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.19767197966575623},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1038055419921875},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.08760508894920349}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7587025165557861},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7539075016975403},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6776090264320374},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6348181962966919},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.531985878944397},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.49714329838752747},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.48451393842697144},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.4719996452331543},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4563073217868805},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.4509727656841278},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38224637508392334},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3706173002719879},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3415971100330353},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2969687581062317},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.2083001434803009},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.19767197966575623},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1038055419921875},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.08760508894920349},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/3-540-45373-3_23","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-45373-3_23","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2143125322","https://openalex.org/W2490203607","https://openalex.org/W2533651815"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2040807843","https://openalex.org/W2559451387","https://openalex.org/W4249038728","https://openalex.org/W3006003651","https://openalex.org/W1999924508","https://openalex.org/W2224788396","https://openalex.org/W2117814846","https://openalex.org/W2136047350"],"abstract_inverted_index":null,"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}