{"id":"https://openalex.org/W1572089978","doi":"https://doi.org/10.1007/3-540-44905-1_5","title":"Minimum Register Instruction Scheduling: A New Approach for Dynamic Instruction Issue Processors","display_name":"Minimum Register Instruction Scheduling: A New Approach for Dynamic Instruction Issue Processors","publication_year":2000,"publication_date":"2000-01-01","ids":{"openalex":"https://openalex.org/W1572089978","doi":"https://doi.org/10.1007/3-540-44905-1_5","mag":"1572089978"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-44905-1_5","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-44905-1_5","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006412622","display_name":"R Govindarajan","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"R. Govindarajan","raw_affiliation_strings":["Supercomputer Edn. & Res. Centre Dept. of Computer Science & Automation, Indian Institute of Science, Bangalore, 560 012, India"],"affiliations":[{"raw_affiliation_string":"Supercomputer Edn. & Res. Centre Dept. of Computer Science & Automation, Indian Institute of Science, Bangalore, 560 012, India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080114905","display_name":"Chihong Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I86501945","display_name":"University of Delaware","ror":"https://ror.org/01sbq1a82","country_code":"US","type":"education","lineage":["https://openalex.org/I86501945"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chihong Zhang","raw_affiliation_strings":["Dept. of Electrical & Computer Engg., University of Delaware, Newark, DE, 19716, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engg., University of Delaware, Newark, DE, 19716, USA","institution_ids":["https://openalex.org/I86501945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046024163","display_name":"Guang R. Gao","orcid":"https://orcid.org/0000-0002-5265-7528"},"institutions":[{"id":"https://openalex.org/I86501945","display_name":"University of Delaware","ror":"https://ror.org/01sbq1a82","country_code":"US","type":"education","lineage":["https://openalex.org/I86501945"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Guang R. Gao","raw_affiliation_strings":["Dept. of Electrical & Computer Engg., University of Delaware, Newark, DE, 19716, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engg., University of Delaware, Newark, DE, 19716, USA","institution_ids":["https://openalex.org/I86501945"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5006412622"],"corresponding_institution_ids":["https://openalex.org/I59270414"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":2.1693,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.85044643,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"70","last_page":"84"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register","display_name":"Register (sociolinguistics)","score":0.7133820652961731},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7120093107223511},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.6708810329437256},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6687488555908203},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.5827224850654602},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.5243537425994873},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.42721375823020935},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.42083248496055603},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.4174407720565796},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3215113878250122},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.24488553404808044},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.21706348657608032},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20973291993141174},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10186681151390076},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.09736120700836182},{"id":"https://openalex.org/keywords/rate-monotonic-scheduling","display_name":"Rate-monotonic scheduling","score":0.0953151285648346},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09171164035797119},{"id":"https://openalex.org/keywords/operations-management","display_name":"Operations management","score":0.07157039642333984},{"id":"https://openalex.org/keywords/linguistics","display_name":"Linguistics","score":0.04688939452171326},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.0424780547618866},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.03601592779159546}],"concepts":[{"id":"https://openalex.org/C2779235478","wikidata":"https://www.wikidata.org/wiki/Q286576","display_name":"Register (sociolinguistics)","level":2,"score":0.7133820652961731},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7120093107223511},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.6708810329437256},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6687488555908203},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.5827224850654602},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.5243537425994873},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.42721375823020935},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.42083248496055603},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.4174407720565796},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3215113878250122},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.24488553404808044},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.21706348657608032},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20973291993141174},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10186681151390076},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.09736120700836182},{"id":"https://openalex.org/C127456818","wikidata":"https://www.wikidata.org/wiki/Q238879","display_name":"Rate-monotonic scheduling","level":4,"score":0.0953151285648346},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09171164035797119},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.07157039642333984},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.04688939452171326},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.0424780547618866},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.03601592779159546},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/3-540-44905-1_5","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-44905-1_5","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W163216920","https://openalex.org/W1491178396","https://openalex.org/W1510117796","https://openalex.org/W1572089978","https://openalex.org/W1585371887","https://openalex.org/W1997230820","https://openalex.org/W2018790814","https://openalex.org/W2043834751","https://openalex.org/W2054996834","https://openalex.org/W2102333133","https://openalex.org/W2103990736","https://openalex.org/W2114067856","https://openalex.org/W2118866757","https://openalex.org/W2121619519","https://openalex.org/W2136693413","https://openalex.org/W2143474538","https://openalex.org/W2151345470","https://openalex.org/W2164929202","https://openalex.org/W2168354894","https://openalex.org/W2171595223","https://openalex.org/W2320198223","https://openalex.org/W3148529197","https://openalex.org/W4231369653","https://openalex.org/W4236145149","https://openalex.org/W4236745334","https://openalex.org/W4244482609","https://openalex.org/W4249679757","https://openalex.org/W6629325410","https://openalex.org/W6677084613","https://openalex.org/W6680812728"],"related_works":["https://openalex.org/W2159458033","https://openalex.org/W3022691489","https://openalex.org/W2165125411","https://openalex.org/W2000718530","https://openalex.org/W2104554143","https://openalex.org/W2554856125","https://openalex.org/W2581286023","https://openalex.org/W2054117411","https://openalex.org/W1506246762","https://openalex.org/W2161016424"],"abstract_inverted_index":null,"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}