{"id":"https://openalex.org/W1486771952","doi":"https://doi.org/10.1007/3-540-44869-1_7","title":"Split-Precharge Differential Noise-Immune Threshold Logic Gate (SPD-NTL)","display_name":"Split-Precharge Differential Noise-Immune Threshold Logic Gate (SPD-NTL)","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W1486771952","doi":"https://doi.org/10.1007/3-540-44869-1_7","mag":"1486771952"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-44869-1_7","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-44869-1_7","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069236500","display_name":"S.B. Tatapudi","orcid":null},"institutions":[{"id":"https://openalex.org/I72951846","display_name":"Washington State University","ror":"https://ror.org/05dk0ce17","country_code":"US","type":"education","lineage":["https://openalex.org/I72951846"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Suryanarayana Tatapudi","raw_affiliation_strings":["School of Electrical Engineer and Computer Science, Washington State University, Pullman, 99164-2752, Washington, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineer and Computer Science, Washington State University, Pullman, 99164-2752, Washington, USA","institution_ids":["https://openalex.org/I72951846"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103819348","display_name":"Valeriu Beiu","orcid":"https://orcid.org/0000-0001-8185-956X"},"institutions":[{"id":"https://openalex.org/I72951846","display_name":"Washington State University","ror":"https://ror.org/05dk0ce17","country_code":"US","type":"education","lineage":["https://openalex.org/I72951846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Valeriu Beiu","raw_affiliation_strings":["School of Electrical Engineer and Computer Science, Washington State University, Pullman, 99164-2752, Washington, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineer and Computer Science, Washington State University, Pullman, 99164-2752, Washington, USA","institution_ids":["https://openalex.org/I72951846"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5069236500"],"corresponding_institution_ids":["https://openalex.org/I72951846"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":12.3793,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.98828853,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"49","last_page":"56"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.7029722929000854},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.7019439935684204},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6542700529098511},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.608471155166626},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5865686535835266},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5764062404632568},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.5224989056587219},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5224636793136597},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4745798110961914},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4514275789260864},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4504958391189575},{"id":"https://openalex.org/keywords/differential","display_name":"Differential (mechanical device)","score":0.42348411679267883},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3577083945274353},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.29150354862213135},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2792143225669861},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15330737829208374},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1474725604057312},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.10120338201522827},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.07575035095214844}],"concepts":[{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.7029722929000854},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.7019439935684204},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6542700529098511},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.608471155166626},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5865686535835266},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5764062404632568},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.5224989056587219},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5224636793136597},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4745798110961914},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4514275789260864},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4504958391189575},{"id":"https://openalex.org/C93226319","wikidata":"https://www.wikidata.org/wiki/Q193137","display_name":"Differential (mechanical device)","level":2,"score":0.42348411679267883},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3577083945274353},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.29150354862213135},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2792143225669861},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15330737829208374},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1474725604057312},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.10120338201522827},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.07575035095214844},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/3-540-44869-1_7","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-44869-1_7","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W63098158","https://openalex.org/W314856593","https://openalex.org/W1532934015","https://openalex.org/W1534960739","https://openalex.org/W1549715315","https://openalex.org/W1562537717","https://openalex.org/W1570762367","https://openalex.org/W1819492505","https://openalex.org/W1912439077","https://openalex.org/W1945770762","https://openalex.org/W1963699073","https://openalex.org/W1980856931","https://openalex.org/W1995341919","https://openalex.org/W1999256336","https://openalex.org/W2000786445","https://openalex.org/W2036955239","https://openalex.org/W2052622532","https://openalex.org/W2060778217","https://openalex.org/W2081411433","https://openalex.org/W2090029926","https://openalex.org/W2108690803","https://openalex.org/W2109603506","https://openalex.org/W2115922549","https://openalex.org/W2119653384","https://openalex.org/W2125117969","https://openalex.org/W2125407410","https://openalex.org/W2130255742","https://openalex.org/W2145339478","https://openalex.org/W2151687972","https://openalex.org/W2152142824","https://openalex.org/W2152907825","https://openalex.org/W2155296713","https://openalex.org/W2156662175","https://openalex.org/W2163746887","https://openalex.org/W2163969504","https://openalex.org/W2170619886","https://openalex.org/W2274958629","https://openalex.org/W2397031737","https://openalex.org/W2410388279","https://openalex.org/W2545311598"],"related_works":["https://openalex.org/W2789662562","https://openalex.org/W2580743037","https://openalex.org/W2082591327","https://openalex.org/W2619968078","https://openalex.org/W2167525841","https://openalex.org/W2158157809","https://openalex.org/W2115875158","https://openalex.org/W3046672745","https://openalex.org/W321873635","https://openalex.org/W1902382435"],"abstract_inverted_index":null,"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}