{"id":"https://openalex.org/W1573936046","doi":"https://doi.org/10.1007/3-540-44687-7_68","title":"Building Asynchronous Circuits with JBits","display_name":"Building Asynchronous Circuits with JBits","publication_year":2001,"publication_date":"2001-01-01","ids":{"openalex":"https://openalex.org/W1573936046","doi":"https://doi.org/10.1007/3-540-44687-7_68","mag":"1573936046"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-44687-7_68","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-44687-7_68","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025861504","display_name":"Eric Keller","orcid":"https://orcid.org/0000-0003-2556-9394"},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Eric Keller","raw_affiliation_strings":["Xilinx Inc., 2300 55th Street Boulder, CO, 80301"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xilinx Inc., 2300 55th Street Boulder, CO, 80301","institution_ids":["https://openalex.org/I32923980"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5025861504"],"corresponding_institution_ids":["https://openalex.org/I32923980"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.9164,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.70030062,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"628","last_page":"632"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8438358306884766},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8299106359481812},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6374985575675964},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6286614537239075},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.6083784103393555},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.6003649830818176},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5771228075027466},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5418123006820679},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4979078769683838},{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.47805124521255493},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4700191020965576},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.463091641664505},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4557151794433594},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44455912709236145},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33293768763542175},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.27428075671195984},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.25844091176986694},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.17292824387550354},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13934123516082764},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.108731210231781},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.09955701231956482},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09223666787147522}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8438358306884766},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8299106359481812},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6374985575675964},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6286614537239075},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.6083784103393555},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.6003649830818176},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5771228075027466},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5418123006820679},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4979078769683838},{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.47805124521255493},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4700191020965576},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.463091641664505},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4557151794433594},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44455912709236145},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33293768763542175},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.27428075671195984},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.25844091176986694},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.17292824387550354},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13934123516082764},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.108731210231781},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.09955701231956482},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09223666787147522},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/3-540-44687-7_68","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-44687-7_68","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1561252668","https://openalex.org/W1582500475","https://openalex.org/W2100486628","https://openalex.org/W2102871594","https://openalex.org/W2104105510","https://openalex.org/W2111125619","https://openalex.org/W2135660453","https://openalex.org/W2251735964","https://openalex.org/W4231905827","https://openalex.org/W4285719527","https://openalex.org/W6633384124","https://openalex.org/W6675527573"],"related_works":["https://openalex.org/W2095703739","https://openalex.org/W2090804570","https://openalex.org/W1993640867","https://openalex.org/W4312516786","https://openalex.org/W60393894","https://openalex.org/W158833317","https://openalex.org/W2325117947","https://openalex.org/W628161287","https://openalex.org/W794031490","https://openalex.org/W2349909378"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}