{"id":"https://openalex.org/W21706283","doi":"https://doi.org/10.1007/3-540-44687-7_4","title":"A New Placement Method for Direct Mapping into LUT-Based FPGAs","display_name":"A New Placement Method for Direct Mapping into LUT-Based FPGAs","publication_year":2001,"publication_date":"2001-01-01","ids":{"openalex":"https://openalex.org/W21706283","doi":"https://doi.org/10.1007/3-540-44687-7_4","mag":"21706283"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-44687-7_4","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-44687-7_4","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041161532","display_name":"J\u00f6rg Abke","orcid":null},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Joerg Abke","raw_affiliation_strings":["Institute of Microelectronic Circuits and Systems, University of Hannover, Appelstr. 4, D-30167, Hannover, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Circuits and Systems, University of Hannover, Appelstr. 4, D-30167, Hannover, Germany","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057367287","display_name":"Erich Barke","orcid":"https://orcid.org/0000-0001-5744-2940"},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Erich Barke","raw_affiliation_strings":["Institute of Microelectronic Circuits and Systems, University of Hannover, Appelstr. 4, D-30167, Hannover, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Circuits and Systems, University of Hannover, Appelstr. 4, D-30167, Hannover, Germany","institution_ids":["https://openalex.org/I114112103"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5041161532"],"corresponding_institution_ids":["https://openalex.org/I114112103"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":5.4689,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.93945783,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"27","last_page":"36"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8508055210113525},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.8466669917106628},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7985050678253174},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.6917049884796143},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5902979373931885},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.518851637840271},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5077563524246216},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38565391302108765},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3825153112411499},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3732888698577881},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34872615337371826},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09137463569641113}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8508055210113525},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.8466669917106628},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7985050678253174},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.6917049884796143},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5902979373931885},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.518851637840271},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5077563524246216},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38565391302108765},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3825153112411499},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3732888698577881},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34872615337371826},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09137463569641113},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/3-540-44687-7_4","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-44687-7_4","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W119599369","https://openalex.org/W1514237246","https://openalex.org/W1518207127","https://openalex.org/W1523051745","https://openalex.org/W1537490912","https://openalex.org/W1583453248","https://openalex.org/W1597185922","https://openalex.org/W1930652811","https://openalex.org/W1999801210","https://openalex.org/W2008817450","https://openalex.org/W2009470075","https://openalex.org/W2024060531","https://openalex.org/W2067446923","https://openalex.org/W2105380069","https://openalex.org/W2123653663","https://openalex.org/W2130950765","https://openalex.org/W2139637699","https://openalex.org/W2154523322","https://openalex.org/W2158598102","https://openalex.org/W2160007289","https://openalex.org/W3172659479","https://openalex.org/W4241080567","https://openalex.org/W4255852275","https://openalex.org/W6656506093","https://openalex.org/W6679433116"],"related_works":["https://openalex.org/W2117300767","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441","https://openalex.org/W2024574431","https://openalex.org/W2366554144","https://openalex.org/W2014521732","https://openalex.org/W3012528295","https://openalex.org/W2387100797","https://openalex.org/W2003435315"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}