{"id":"https://openalex.org/W1487312611","doi":"https://doi.org/10.1007/3-540-44614-1_60","title":"Optimum Functional Decomposition for LUT-Based FPGA Synthesis","display_name":"Optimum Functional Decomposition for LUT-Based FPGA Synthesis","publication_year":2000,"publication_date":"2000-01-01","ids":{"openalex":"https://openalex.org/W1487312611","doi":"https://doi.org/10.1007/3-540-44614-1_60","mag":"1487312611"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-44614-1_60","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-44614-1_60","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103126316","display_name":"Jian Qiao","orcid":"https://orcid.org/0000-0002-1092-1706"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Jian Qiao","raw_affiliation_strings":["Graduate School of Electrical Engineering, University of Tokyo, Japan","university of Tokyo;"],"affiliations":[{"raw_affiliation_string":"Graduate School of Electrical Engineering, University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"university of Tokyo;","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102900006","display_name":"Makoto Ikeda","orcid":"https://orcid.org/0000-0002-6644-4224"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Makoto Ikeda","raw_affiliation_strings":["VLSI Design and Education Center, University of Tokyo, Hongo7-3-1, Bunkyo-ku, Tokyo, 113-8656, Japan","university of Tokyo;"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center, University of Tokyo, Hongo7-3-1, Bunkyo-ku, Tokyo, 113-8656, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"university of Tokyo;","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028680447","display_name":"Kunihiro Asada","orcid":"https://orcid.org/0000-0002-1150-0241"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kunihiro Asada","raw_affiliation_strings":["VLSI Design and Education Center, University of Tokyo, Hongo7-3-1, Bunkyo-ku, Tokyo, 113-8656, Japan","university of Tokyo;"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center, University of Tokyo, Hongo7-3-1, Bunkyo-ku, Tokyo, 113-8656, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"university of Tokyo;","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103126316"],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":2.7116,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.87276786,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"555","last_page":"564"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.8240166306495667},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.8055400848388672},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7444482445716858},{"id":"https://openalex.org/keywords/functional-decomposition","display_name":"Functional decomposition","score":0.6663894653320312},{"id":"https://openalex.org/keywords/decomposition","display_name":"Decomposition","score":0.6469990015029907},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5711904168128967},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5280507206916809},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.515516996383667},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.46192237734794617},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4207320809364319},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.35032933950424194},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3313453793525696},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22468799352645874},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17621538043022156},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.16751396656036377}],"concepts":[{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.8240166306495667},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.8055400848388672},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7444482445716858},{"id":"https://openalex.org/C12145135","wikidata":"https://www.wikidata.org/wiki/Q5215396","display_name":"Functional decomposition","level":2,"score":0.6663894653320312},{"id":"https://openalex.org/C124681953","wikidata":"https://www.wikidata.org/wiki/Q339062","display_name":"Decomposition","level":2,"score":0.6469990015029907},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5711904168128967},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5280507206916809},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.515516996383667},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.46192237734794617},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4207320809364319},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.35032933950424194},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3313453793525696},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22468799352645874},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17621538043022156},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.16751396656036377},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/3-540-44614-1_60","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-44614-1_60","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1487312611","https://openalex.org/W1511688816","https://openalex.org/W1593222118","https://openalex.org/W1971219582","https://openalex.org/W2019084820","https://openalex.org/W2086358525","https://openalex.org/W2093176534","https://openalex.org/W2117956479","https://openalex.org/W2140727935","https://openalex.org/W2141746157","https://openalex.org/W2153886208","https://openalex.org/W2160844740","https://openalex.org/W2160903885","https://openalex.org/W4238655811","https://openalex.org/W4255564979","https://openalex.org/W6630623413"],"related_works":["https://openalex.org/W4231267350","https://openalex.org/W2024574431","https://openalex.org/W2117300767","https://openalex.org/W2159724425","https://openalex.org/W2157535420","https://openalex.org/W2374017528","https://openalex.org/W1570722643","https://openalex.org/W4301373716","https://openalex.org/W4285503609","https://openalex.org/W2126248441"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}