{"id":"https://openalex.org/W1543445045","doi":"https://doi.org/10.1007/3-540-44614-1_23","title":"Efficient Embedding of Partitioned Circuits onto Multi-FPGA Boards","display_name":"Efficient Embedding of Partitioned Circuits onto Multi-FPGA Boards","publication_year":2000,"publication_date":"2000-01-01","ids":{"openalex":"https://openalex.org/W1543445045","doi":"https://doi.org/10.1007/3-540-44614-1_23","mag":"1543445045"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-44614-1_23","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-44614-1_23","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113711573","display_name":"Sushil Chandra Jain","orcid":null},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]},{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sushil Chandra Jain","raw_affiliation_strings":["Department of Computer Science & Engineering, Indian Institute of Technology, New Delhi, India","Indian Institute of technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, Indian Institute of Technology, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]},{"raw_affiliation_string":"Indian Institute of technology","institution_ids":["https://openalex.org/I64295750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101478917","display_name":"Anshul Kumar","orcid":"https://orcid.org/0000-0002-3871-5402"},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]},{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anshul Kumar","raw_affiliation_strings":["Department of Computer Science & Engineering, Indian Institute of Technology, New Delhi, India","Indian Institute of technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, Indian Institute of Technology, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]},{"raw_affiliation_string":"Indian Institute of technology","institution_ids":["https://openalex.org/I64295750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5107893868","display_name":"Shashi Kumar","orcid":"https://orcid.org/0000-0002-2442-7143"},"institutions":[{"id":"https://openalex.org/I94616838","display_name":"J\u00f6nk\u00f6ping University","ror":"https://ror.org/03t54am93","country_code":"SE","type":"education","lineage":["https://openalex.org/I94616838"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Shashi Kumar","raw_affiliation_strings":["School of Engineering, J\u00f6nk\u00f6ping Univ., J\u00f6nk\u00f6ping, Sweden","Jonkoping University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering, J\u00f6nk\u00f6ping Univ., J\u00f6nk\u00f6ping, Sweden","institution_ids":["https://openalex.org/I94616838"]},{"raw_affiliation_string":"Jonkoping University","institution_ids":["https://openalex.org/I94616838"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":6.2612,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.95537365,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"201","last_page":"210"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7483553290367126},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6450050473213196},{"id":"https://openalex.org/keywords/embedding","display_name":"Embedding","score":0.5488919019699097},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5296568274497986},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5286370515823364},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.522209107875824},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.4902856647968292},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47974979877471924},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.4528714418411255},{"id":"https://openalex.org/keywords/hybrid-routing","display_name":"Hybrid routing","score":0.44117826223373413},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.43825122714042664},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.43665042519569397},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.42002102732658386},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4164445698261261},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.38641157746315},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3459312915802002},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3342598080635071},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2421581745147705},{"id":"https://openalex.org/keywords/routing-table","display_name":"Routing table","score":0.16119036078453064},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13959670066833496},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09558671712875366},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07501327991485596}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7483553290367126},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6450050473213196},{"id":"https://openalex.org/C41608201","wikidata":"https://www.wikidata.org/wiki/Q980509","display_name":"Embedding","level":2,"score":0.5488919019699097},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5296568274497986},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5286370515823364},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.522209107875824},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.4902856647968292},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47974979877471924},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.4528714418411255},{"id":"https://openalex.org/C2776955676","wikidata":"https://www.wikidata.org/wiki/Q7371623","display_name":"Hybrid routing","level":5,"score":0.44117826223373413},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.43825122714042664},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.43665042519569397},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.42002102732658386},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4164445698261261},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.38641157746315},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3459312915802002},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3342598080635071},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2421581745147705},{"id":"https://openalex.org/C184896649","wikidata":"https://www.wikidata.org/wiki/Q290066","display_name":"Routing table","level":4,"score":0.16119036078453064},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13959670066833496},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09558671712875366},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07501327991485596},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/3-540-44614-1_23","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-44614-1_23","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7099999785423279}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W80624900","https://openalex.org/W1990313612","https://openalex.org/W2037091439","https://openalex.org/W2105715355","https://openalex.org/W2127269626","https://openalex.org/W2148658001","https://openalex.org/W2401300680","https://openalex.org/W4248582436"],"related_works":["https://openalex.org/W2154523322","https://openalex.org/W2083200807","https://openalex.org/W2364195017","https://openalex.org/W2049983405","https://openalex.org/W2355430452","https://openalex.org/W1603137082","https://openalex.org/W2392315374","https://openalex.org/W1951195060","https://openalex.org/W2351776620","https://openalex.org/W2029628848"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}