{"id":"https://openalex.org/W1513658513","doi":"https://doi.org/10.1007/3-540-36577-x_41","title":"Code-Based Test Generation for Validation of Functional Processor Descriptions","display_name":"Code-Based Test Generation for Validation of Functional Processor Descriptions","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W1513658513","doi":"https://doi.org/10.1007/3-540-36577-x_41","mag":"1513658513"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-36577-x_41","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-36577-x_41","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003718418","display_name":"Fabrice Baray","orcid":null},"institutions":[{"id":"https://openalex.org/I204730241","display_name":"Universit\u00e9 Paris Cit\u00e9","ror":"https://ror.org/05f82e368","country_code":"FR","type":"education","lineage":["https://openalex.org/I204730241"]},{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]},{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Fabrice Baray","raw_affiliation_strings":["ST-Microelectronics, Central R&D, France","University of Paris 6, LIP6, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ST-Microelectronics, Central R&D, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"University of Paris 6, LIP6, France","institution_ids":["https://openalex.org/I4210159731","https://openalex.org/I204730241","https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109832378","display_name":"Philippe Codognet","orcid":null},"institutions":[{"id":"https://openalex.org/I204730241","display_name":"Universit\u00e9 Paris Cit\u00e9","ror":"https://ror.org/05f82e368","country_code":"FR","type":"education","lineage":["https://openalex.org/I204730241"]},{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Philippe Codognet","raw_affiliation_strings":["University of Paris 6, LIP6, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Paris 6, LIP6, France","institution_ids":["https://openalex.org/I4210159731","https://openalex.org/I204730241","https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090363377","display_name":"Daniel D\u00edaz","orcid":"https://orcid.org/0000-0002-2700-2271"},"institutions":[{"id":"https://openalex.org/I204730241","display_name":"Universit\u00e9 Paris Cit\u00e9","ror":"https://ror.org/05f82e368","country_code":"FR","type":"education","lineage":["https://openalex.org/I204730241"]},{"id":"https://openalex.org/I51101395","display_name":"Universit\u00e9 Paris 1 Panth\u00e9on-Sorbonne","ror":"https://ror.org/002t25c44","country_code":"FR","type":"education","lineage":["https://openalex.org/I51101395"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Daniel Diaz","raw_affiliation_strings":["University of Paris 1, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Paris 1, France","institution_ids":["https://openalex.org/I204730241","https://openalex.org/I51101395"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106429885","display_name":"Henri Michel","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Henri Michel","raw_affiliation_strings":["ST-Microelectronics, Central R&D, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ST-Microelectronics, Central R&D, France","institution_ids":["https://openalex.org/I4210104693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":1.4191,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.80037256,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"569","last_page":"584"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8789346218109131},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.6841626167297363},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6390957832336426},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5608096718788147},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5360010266304016},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.528060257434845},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5249545574188232},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5143638849258423},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.4310761094093323},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.43031615018844604},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.41850149631500244},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4139687120914459},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.2894333004951477},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1147097647190094}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8789346218109131},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.6841626167297363},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6390957832336426},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5608096718788147},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5360010266304016},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.528060257434845},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5249545574188232},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5143638849258423},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.4310761094093323},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.43031615018844604},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.41850149631500244},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4139687120914459},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.2894333004951477},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1147097647190094}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/3-540-36577-x_41","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-36577-x_41","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:HAL:hal-00667951v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00667951","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"9th International Conference on Tools and Algorithms for the Construction and Analysis of Systems, TACAS 2003, Apr 2003, Warsaw, Poland. pp.569-584, ⟨10.1007/3-540-36577-X_41⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1509637138","https://openalex.org/W1555915743","https://openalex.org/W1982205631","https://openalex.org/W1982482731","https://openalex.org/W2009653580","https://openalex.org/W2034797403","https://openalex.org/W2043924273","https://openalex.org/W2049695835","https://openalex.org/W2063727779","https://openalex.org/W2102606870","https://openalex.org/W2104932676","https://openalex.org/W2110804891","https://openalex.org/W2132796821","https://openalex.org/W2139218804","https://openalex.org/W2153321688","https://openalex.org/W2162302823","https://openalex.org/W2912248191","https://openalex.org/W2987803397","https://openalex.org/W4233398708","https://openalex.org/W4243348248","https://openalex.org/W6675870058"],"related_works":["https://openalex.org/W81604946","https://openalex.org/W2393030453","https://openalex.org/W4238487776","https://openalex.org/W4252858011","https://openalex.org/W2167813198","https://openalex.org/W1482369452","https://openalex.org/W4300851787","https://openalex.org/W2133071611","https://openalex.org/W2097593007","https://openalex.org/W2117882911"],"abstract_inverted_index":null,"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}