{"id":"https://openalex.org/W1531802798","doi":"https://doi.org/10.1007/3-540-36574-5_10","title":"An Overview of Cache Optimization Techniques and Cache-Aware Numerical Algorithms","display_name":"An Overview of Cache Optimization Techniques and Cache-Aware Numerical Algorithms","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W1531802798","doi":"https://doi.org/10.1007/3-540-36574-5_10","mag":"1531802798"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-36574-5_10","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-36574-5_10","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013127739","display_name":"Markus Kowarschik","orcid":"https://orcid.org/0000-0001-9962-3870"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Markus Kowarschik","raw_affiliation_strings":["Lehrstuhl f\u00fcur Informatik 10, Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg, Cauerstra\u00dfe 6, 91058, Erlangen, Germany"],"affiliations":[{"raw_affiliation_string":"Lehrstuhl f\u00fcur Informatik 10, Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg, Cauerstra\u00dfe 6, 91058, Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078285166","display_name":"Christian Wei\u00df","orcid":"https://orcid.org/0000-0001-8739-6631"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Christian Wei\u00df","raw_affiliation_strings":["Lehrstuhl f\u00fcr Rechnertechnik und Rechnerorganisation, Technische Universit\u00e4t M\u00fcnchen, Boltzmannstr. 3, 85748, M\u00fcnchen, Germany"],"affiliations":[{"raw_affiliation_string":"Lehrstuhl f\u00fcr Rechnertechnik und Rechnerorganisation, Technische Universit\u00e4t M\u00fcnchen, Boltzmannstr. 3, 85748, M\u00fcnchen, Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5013127739"],"corresponding_institution_ids":["https://openalex.org/I181369854"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":6.3383,"has_fulltext":false,"cited_by_count":136,"citation_normalized_percentile":{"value":0.97563452,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"213","last_page":"232"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9898999929428101,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11612","display_name":"Stochastic Gradient Optimization Techniques","score":0.9789000153541565,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.867802083492279},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6944249272346497},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.6839327812194824},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.6525015830993652},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6116055846214294},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.5811287760734558},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.5769782066345215},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.5764504671096802},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5246275067329407},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.5190413594245911},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.504635214805603},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.49037599563598633},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.46288439631462097},{"id":"https://openalex.org/keywords/auxiliary-memory","display_name":"Auxiliary memory","score":0.4360215961933136},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.43434929847717285},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4275932312011719},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.42039555311203003},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.41655558347702026},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3897692561149597},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.389718234539032},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.2950321435928345},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29076647758483887}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.867802083492279},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6944249272346497},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.6839327812194824},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.6525015830993652},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6116055846214294},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.5811287760734558},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.5769782066345215},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5764504671096802},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5246275067329407},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.5190413594245911},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.504635214805603},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.49037599563598633},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.46288439631462097},{"id":"https://openalex.org/C82687282","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Auxiliary memory","level":2,"score":0.4360215961933136},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.43434929847717285},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4275932312011719},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.42039555311203003},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.41655558347702026},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3897692561149597},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.389718234539032},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.2950321435928345},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29076647758483887}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/3-540-36574-5_10","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-36574-5_10","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5699999928474426,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3108993429","https://openalex.org/W2782503170","https://openalex.org/W2047684617","https://openalex.org/W4317815260","https://openalex.org/W4321458411","https://openalex.org/W4382407528","https://openalex.org/W1975698617","https://openalex.org/W2168550483","https://openalex.org/W2041174925","https://openalex.org/W2117533242"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":9},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":14},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":10},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}