{"id":"https://openalex.org/W1551613247","doi":"https://doi.org/10.1007/3-540-16766-8_15","title":"A high-performance single-chip vlsi signal processor architecture","display_name":"A high-performance single-chip vlsi signal processor architecture","publication_year":1986,"publication_date":"1986-01-01","ids":{"openalex":"https://openalex.org/W1551613247","doi":"https://doi.org/10.1007/3-540-16766-8_15","mag":"1551613247"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-16766-8_15","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-16766-8_15","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109242339","display_name":"N. Kanopoulos","orcid":null},"institutions":[{"id":"https://openalex.org/I180297670","display_name":"RTI International","ror":"https://ror.org/052tfza37","country_code":"US","type":"funder","lineage":["https://openalex.org/I180297670"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nick Kanopoulos","raw_affiliation_strings":["Digital Systems Research, Research Triangle Institute, Research Triangle Park","Research Triangle Institute;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Digital Systems Research, Research Triangle Institute, Research Triangle Park","institution_ids":["https://openalex.org/I180297670"]},{"raw_affiliation_string":"Research Triangle Institute;","institution_ids":["https://openalex.org/I180297670"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038650396","display_name":"P.N. Marinos","orcid":null},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter N. Marinos","raw_affiliation_strings":["Dept. of Electrical Engineering, Duke University, Durham","Duke University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, Duke University, Durham","institution_ids":["https://openalex.org/I170897317"]},{"raw_affiliation_string":"Duke University","institution_ids":["https://openalex.org/I170897317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13422819,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"166","last_page":"179"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9840999841690063,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9840999841690063,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9739000201225281,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9668999910354614,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8538287878036499},{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.6190768480300903},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.5707601308822632},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.5667220950126648},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5510974526405334},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4970851242542267},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4968860447406769},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49058738350868225},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.46162086725234985},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4273204207420349},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3949224650859833},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.3786650598049164},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3658254146575928},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09551936388015747}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8538287878036499},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.6190768480300903},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.5707601308822632},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.5667220950126648},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5510974526405334},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4970851242542267},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4968860447406769},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49058738350868225},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.46162086725234985},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4273204207420349},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3949224650859833},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.3786650598049164},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3658254146575928},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09551936388015747},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/3-540-16766-8_15","is_oa":false,"landing_page_url":"https://doi.org/10.1007/3-540-16766-8_15","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7400000095367432,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W136150762","https://openalex.org/W1549719158","https://openalex.org/W1798614781","https://openalex.org/W2020537802","https://openalex.org/W2058198174","https://openalex.org/W2096198630","https://openalex.org/W2133882317","https://openalex.org/W2989670885","https://openalex.org/W3130981706","https://openalex.org/W6605500657","https://openalex.org/W6770128945"],"related_works":["https://openalex.org/W2373630027","https://openalex.org/W2319687164","https://openalex.org/W1556297113","https://openalex.org/W2392116934","https://openalex.org/W2572037897","https://openalex.org/W2077289773","https://openalex.org/W2352569066","https://openalex.org/W2532375706","https://openalex.org/W4239668215","https://openalex.org/W2379636925"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}