{"id":"https://openalex.org/W1587767670","doi":"https://doi.org/10.1007/11847083_34","title":"Body Bias Generator for Leakage Power Reduction of Low-Voltage Digital Logic Circuits","display_name":"Body Bias Generator for Leakage Power Reduction of Low-Voltage Digital Logic Circuits","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W1587767670","doi":"https://doi.org/10.1007/11847083_34","mag":"1587767670"},"language":"en","primary_location":{"id":"doi:10.1007/11847083_34","is_oa":false,"landing_page_url":"https://doi.org/10.1007/11847083_34","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101720883","display_name":"Ji-Yong Jeong","orcid":"https://orcid.org/0000-0003-1056-921X"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Ji-Yong Jeong","raw_affiliation_strings":["ASIC Design Lab., Dept. of Electronics Eng., Korea University, Seoul, Korea","ASIC Design Lab., Dept. of Electronics Eng., Korea University, Seoul, Korea#TAB#"],"affiliations":[{"raw_affiliation_string":"ASIC Design Lab., Dept. of Electronics Eng., Korea University, Seoul, Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"ASIC Design Lab., Dept. of Electronics Eng., Korea University, Seoul, Korea#TAB#","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011937160","display_name":"Gil-Su Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Gil-Su Kim","raw_affiliation_strings":["ASIC Design Lab., Dept. of Electronics Eng., Korea University, Seoul, Korea","ASIC Design Lab., Dept. of Electronics Eng., Korea University, Seoul, Korea#TAB#"],"affiliations":[{"raw_affiliation_string":"ASIC Design Lab., Dept. of Electronics Eng., Korea University, Seoul, Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"ASIC Design Lab., Dept. of Electronics Eng., Korea University, Seoul, Korea#TAB#","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102355533","display_name":"Jong-Pil Son","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jong-Pil Son","raw_affiliation_strings":["ASIC Design Lab., Dept. of Electronics Eng., Korea University, Seoul, Korea","ASIC Design Lab., Dept. of Electronics Eng., Korea University, Seoul, Korea#TAB#"],"affiliations":[{"raw_affiliation_string":"ASIC Design Lab., Dept. of Electronics Eng., Korea University, Seoul, Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"ASIC Design Lab., Dept. of Electronics Eng., Korea University, Seoul, Korea#TAB#","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036233456","display_name":"Woojin Rim","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Woo-Jin Rim","raw_affiliation_strings":["ASIC Design Lab., Dept. of Electronics Eng., Korea University, Seoul, Korea","ASIC Design Lab., Dept. of Electronics Eng., Korea University, Seoul, Korea#TAB#"],"affiliations":[{"raw_affiliation_string":"ASIC Design Lab., Dept. of Electronics Eng., Korea University, Seoul, Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"ASIC Design Lab., Dept. of Electronics Eng., Korea University, Seoul, Korea#TAB#","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013743208","display_name":"Soo-Won Kim","orcid":"https://orcid.org/0000-0002-6637-0018"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Soo-Won Kim","raw_affiliation_strings":["ASIC Design Lab., Dept. of Electronics Eng., Korea University, Seoul, Korea","ASIC Design Lab., Dept. of Electronics Eng., Korea University, Seoul, Korea#TAB#"],"affiliations":[{"raw_affiliation_string":"ASIC Design Lab., Dept. of Electronics Eng., Korea University, Seoul, Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"ASIC Design Lab., Dept. of Electronics Eng., Korea University, Seoul, Korea#TAB#","institution_ids":["https://openalex.org/I197347611"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101720883"],"corresponding_institution_ids":["https://openalex.org/I197347611"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.12426128,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"350","last_page":"359"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7544504404067993},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5895998477935791},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5877933502197266},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5786160826683044},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5731556415557861},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5600963830947876},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.5479410290718079},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4905247092247009},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4790257513523102},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.47441408038139343},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4736320376396179},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47165337204933167},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.45658865571022034},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.4554874002933502},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.36946171522140503},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3275046646595001},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.15772441029548645},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1477290689945221},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.09709742665290833}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7544504404067993},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5895998477935791},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5877933502197266},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5786160826683044},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5731556415557861},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5600963830947876},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.5479410290718079},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4905247092247009},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4790257513523102},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.47441408038139343},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4736320376396179},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47165337204933167},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.45658865571022034},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.4554874002933502},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.36946171522140503},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3275046646595001},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.15772441029548645},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1477290689945221},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.09709742665290833},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/11847083_34","is_oa":false,"landing_page_url":"https://doi.org/10.1007/11847083_34","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1527137186","https://openalex.org/W2072774679","https://openalex.org/W2077879018","https://openalex.org/W2108049334","https://openalex.org/W2108519747","https://openalex.org/W2111323554","https://openalex.org/W2114621701","https://openalex.org/W2125263803","https://openalex.org/W2134127605","https://openalex.org/W2157476064","https://openalex.org/W2788040191"],"related_works":["https://openalex.org/W2213903980","https://openalex.org/W2735954846","https://openalex.org/W2789419613","https://openalex.org/W2178512053","https://openalex.org/W24944685","https://openalex.org/W1409994759","https://openalex.org/W2343597779","https://openalex.org/W6024065","https://openalex.org/W2001793344","https://openalex.org/W2786237995"],"abstract_inverted_index":null,"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}