{"id":"https://openalex.org/W2102987204","doi":"https://doi.org/10.1007/11847083_31","title":"Zephyr: A Static Timing Analyzer Integrated in a Trans-hierarchical Refinement Design Flow","display_name":"Zephyr: A Static Timing Analyzer Integrated in a Trans-hierarchical Refinement Design Flow","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W2102987204","doi":"https://doi.org/10.1007/11847083_31","mag":"2102987204"},"language":"en","primary_location":{"id":"doi:10.1007/11847083_31","is_oa":false,"landing_page_url":"https://doi.org/10.1007/11847083_31","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028719580","display_name":"Christophe Alexandre","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Christophe Alexandre","raw_affiliation_strings":["Laboratoire LIP6, Universit\u00e9 Paris VI, 4 Place Jussieu, 75005, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire LIP6, Universit\u00e9 Paris VI, 4 Place Jussieu, 75005, Paris, France","institution_ids":["https://openalex.org/I39804081","https://openalex.org/I4210159731"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112246900","display_name":"Marek Sroka","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Marek Sroka","raw_affiliation_strings":["Laboratoire LIP6, Universit\u00e9 Paris VI, 4 Place Jussieu, 75005, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire LIP6, Universit\u00e9 Paris VI, 4 Place Jussieu, 75005, Paris, France","institution_ids":["https://openalex.org/I39804081","https://openalex.org/I4210159731"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042335219","display_name":"Hugo Cl\u00e9ment","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Hugo Cl\u00e9ment","raw_affiliation_strings":["Laboratoire LIP6, Universit\u00e9 Paris VI, 4 Place Jussieu, 75005, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire LIP6, Universit\u00e9 Paris VI, 4 Place Jussieu, 75005, Paris, France","institution_ids":["https://openalex.org/I39804081","https://openalex.org/I4210159731"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111445066","display_name":"Christian Masson","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Christian Masson","raw_affiliation_strings":["Laboratoire LIP6, Universit\u00e9 Paris VI, 4 Place Jussieu, 75005, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire LIP6, Universit\u00e9 Paris VI, 4 Place Jussieu, 75005, Paris, France","institution_ids":["https://openalex.org/I39804081","https://openalex.org/I4210159731"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.5205,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.60228543,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"319","last_page":"328"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6837280988693237},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.6366840600967407},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6127098202705383},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6046113967895508},{"id":"https://openalex.org/keywords/python","display_name":"Python (programming language)","score":0.5535618662834167},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5089869499206543},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.49092915654182434},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.42083457112312317},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32106947898864746},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2125226855278015},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1895480453968048}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6837280988693237},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.6366840600967407},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6127098202705383},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6046113967895508},{"id":"https://openalex.org/C519991488","wikidata":"https://www.wikidata.org/wiki/Q28865","display_name":"Python (programming language)","level":2,"score":0.5535618662834167},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5089869499206543},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.49092915654182434},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.42083457112312317},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32106947898864746},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2125226855278015},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1895480453968048}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/11847083_31","is_oa":false,"landing_page_url":"https://doi.org/10.1007/11847083_31","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:HAL:hal-01338439v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01338439","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"PATMOS Power and Timing Modeling Optimization and Simulation, Sep 2006, Montpellier, France. pp.319-328, ⟨10.1007/11847083_31⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2113534968","https://openalex.org/W2121244114","https://openalex.org/W2140880945","https://openalex.org/W2142013193","https://openalex.org/W2175984884","https://openalex.org/W2613746377","https://openalex.org/W2914931491"],"related_works":["https://openalex.org/W2181385951","https://openalex.org/W1727049600","https://openalex.org/W1481897060","https://openalex.org/W2183812348","https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W4245336546","https://openalex.org/W2133012978","https://openalex.org/W2908947570","https://openalex.org/W2409361203"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-08-26T07:47:46.906454","created_date":"2025-10-10T00:00:00"}