{"id":"https://openalex.org/W1555957745","doi":"https://doi.org/10.1007/11823285_51","title":"Sim-async: An Architectural Simulator for Asynchronous Processor Modeling Using Distribution Functions","display_name":"Sim-async: An Architectural Simulator for Asynchronous Processor Modeling Using Distribution Functions","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W1555957745","doi":"https://doi.org/10.1007/11823285_51","mag":"1555957745"},"language":"en","primary_location":{"id":"doi:10.1007/11823285_51","is_oa":false,"landing_page_url":"https://doi.org/10.1007/11823285_51","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053705697","display_name":"J. Manuel Colmenar","orcid":"https://orcid.org/0000-0001-7490-9450"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"J. M. Colmenar","raw_affiliation_strings":["C. E. S. Felipe II, Complutense U. of Madrid,"],"affiliations":[{"raw_affiliation_string":"C. E. S. Felipe II, Complutense U. of Madrid,","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022352568","display_name":"\u00d3scar Garnica","orcid":"https://orcid.org/0000-0001-5064-2587"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"O. Garnica","raw_affiliation_strings":["Dept. of Computer Arch. and System Engineering, Complutense U. of Madrid,"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Arch. and System Engineering, Complutense U. of Madrid,","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109358307","display_name":"Juan Lanchares","orcid":null},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Lanchares","raw_affiliation_strings":["Dept. of Computer Arch. and System Engineering, Complutense U. of Madrid,"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Arch. and System Engineering, Complutense U. of Madrid,","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085569944","display_name":"J. Ignacio Hidalgo","orcid":"https://orcid.org/0000-0002-3046-6368"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. I. Hidalgo","raw_affiliation_strings":["Dept. of Computer Arch. and System Engineering, Complutense U. of Madrid,"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Arch. and System Engineering, Complutense U. of Madrid,","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085455500","display_name":"Guadalupe Mi\u00f1ana","orcid":null},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"G. Mi\u00f1ana","raw_affiliation_strings":["Dept. of Computer Arch. and System Engineering, Complutense U. of Madrid,"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Arch. and System Engineering, Complutense U. of Madrid,","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102940391","display_name":"Sonia Mart\u00edn L\u00f3pez","orcid":"https://orcid.org/0000-0002-4308-5572"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"S. Lopez","raw_affiliation_strings":["Dept. of Computer Arch. and System Engineering, Complutense U. of Madrid,"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Arch. and System Engineering, Complutense U. of Madrid,","institution_ids":["https://openalex.org/I121748325"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5053705697"],"corresponding_institution_ids":["https://openalex.org/I121748325"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":1.04,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.75442648,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"495","last_page":"505"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8742779493331909},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7757619619369507},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.6948796510696411},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.642487645149231},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5864141583442688},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5155649185180664},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4309093654155731},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39189720153808594},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3615998327732086}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8742779493331909},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7757619619369507},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.6948796510696411},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.642487645149231},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5864141583442688},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5155649185180664},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4309093654155731},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39189720153808594},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3615998327732086},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/11823285_51","is_oa":false,"landing_page_url":"https://doi.org/10.1007/11823285_51","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.133.7408","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.133.7408","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://artecs.dacya.ucm.es/atc/descargar.php?file=europar06_sim_async.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W815279595","https://openalex.org/W1674566630","https://openalex.org/W1985581986","https://openalex.org/W2021330840","https://openalex.org/W2056874822","https://openalex.org/W2100505825","https://openalex.org/W2104105510","https://openalex.org/W2104225326","https://openalex.org/W2107187484","https://openalex.org/W2112255682","https://openalex.org/W2132339613","https://openalex.org/W2159209169","https://openalex.org/W4245550140","https://openalex.org/W4250959884"],"related_works":["https://openalex.org/W1547865754","https://openalex.org/W2276000909","https://openalex.org/W122453572","https://openalex.org/W2940837694","https://openalex.org/W2057234250","https://openalex.org/W2351011383","https://openalex.org/W4221002079","https://openalex.org/W2162875803","https://openalex.org/W1757458251","https://openalex.org/W2146879484"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}