{"id":"https://openalex.org/W2168189436","doi":"https://doi.org/10.1007/11556930_67","title":"Efficient Clock Distribution Scheme for VLSI RNS-Enabled Controllers","display_name":"Efficient Clock Distribution Scheme for VLSI RNS-Enabled Controllers","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2168189436","doi":"https://doi.org/10.1007/11556930_67","mag":"2168189436"},"language":"en","primary_location":{"id":"doi:10.1007/11556930_67","is_oa":false,"landing_page_url":"https://doi.org/10.1007/11556930_67","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101418587","display_name":"Daniel Gonz\u00e1lez","orcid":"https://orcid.org/0000-0002-9137-4619"},"institutions":[{"id":"https://openalex.org/I173304897","display_name":"Universidad de Granada","ror":"https://ror.org/04njjy449","country_code":"ES","type":"education","lineage":["https://openalex.org/I173304897"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Daniel Gonz\u00e1lez","raw_affiliation_strings":["Departament of Electronics and Computers Technology, University of Granada, 18071, Granada, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departament of Electronics and Computers Technology, University of Granada, 18071, Granada, Spain","institution_ids":["https://openalex.org/I173304897"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035259900","display_name":"Luis Parrilla","orcid":"https://orcid.org/0000-0001-8126-1146"},"institutions":[{"id":"https://openalex.org/I173304897","display_name":"Universidad de Granada","ror":"https://ror.org/04njjy449","country_code":"ES","type":"education","lineage":["https://openalex.org/I173304897"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Luis Parrilla","raw_affiliation_strings":["Departament of Electronics and Computers Technology, University of Granada, 18071, Granada, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departament of Electronics and Computers Technology, University of Granada, 18071, Granada, Spain","institution_ids":["https://openalex.org/I173304897"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085278429","display_name":"Antonio Garc\u00eda","orcid":"https://orcid.org/0000-0003-3533-4660"},"institutions":[{"id":"https://openalex.org/I173304897","display_name":"Universidad de Granada","ror":"https://ror.org/04njjy449","country_code":"ES","type":"education","lineage":["https://openalex.org/I173304897"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antonio Garc\u00eda","raw_affiliation_strings":["Departament of Electronics and Computers Technology, University of Granada, 18071, Granada, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departament of Electronics and Computers Technology, University of Granada, 18071, Granada, Spain","institution_ids":["https://openalex.org/I173304897"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081322050","display_name":"Encarnaci\u00f3n Castillo","orcid":"https://orcid.org/0000-0001-6476-8105"},"institutions":[{"id":"https://openalex.org/I173304897","display_name":"Universidad de Granada","ror":"https://ror.org/04njjy449","country_code":"ES","type":"education","lineage":["https://openalex.org/I173304897"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Encarnaci\u00f3n Castillo","raw_affiliation_strings":["Departament of Electronics and Computers Technology, University of Granada, 18071, Granada, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departament of Electronics and Computers Technology, University of Granada, 18071, Granada, Spain","institution_ids":["https://openalex.org/I173304897"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113633137","display_name":"A. Lloris","orcid":null},"institutions":[{"id":"https://openalex.org/I173304897","display_name":"Universidad de Granada","ror":"https://ror.org/04njjy449","country_code":"ES","type":"education","lineage":["https://openalex.org/I173304897"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antonio Lloris","raw_affiliation_strings":["Departament of Electronics and Computers Technology, University of Granada, 18071, Granada, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departament of Electronics and Computers Technology, University of Granada, 18071, Granada, Spain","institution_ids":["https://openalex.org/I173304897"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I173304897"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.35387473,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"657","last_page":"665"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.756873369216919},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7001475095748901},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5307949185371399},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.509489119052887},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.49791646003723145},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.4797576665878296},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.45720866322517395},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.44533541798591614},{"id":"https://openalex.org/keywords/independence","display_name":"Independence (probability theory)","score":0.43617331981658936},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4327232241630554},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4164654314517975},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3805561661720276},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.34850069880485535},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32236242294311523},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3202171325683594},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3121001124382019},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13041338324546814},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10383066534996033},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06811416149139404}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.756873369216919},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7001475095748901},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5307949185371399},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.509489119052887},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.49791646003723145},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4797576665878296},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.45720866322517395},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.44533541798591614},{"id":"https://openalex.org/C35651441","wikidata":"https://www.wikidata.org/wiki/Q625303","display_name":"Independence (probability theory)","level":2,"score":0.43617331981658936},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4327232241630554},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4164654314517975},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3805561661720276},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.34850069880485535},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32236242294311523},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3202171325683594},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3121001124382019},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13041338324546814},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10383066534996033},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06811416149139404},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/11556930_67","is_oa":false,"landing_page_url":"https://doi.org/10.1007/11556930_67","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7099999785423279}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W60672686","https://openalex.org/W638329186","https://openalex.org/W1489433220","https://openalex.org/W1986322294","https://openalex.org/W2047662418","https://openalex.org/W2061742095","https://openalex.org/W2101586998","https://openalex.org/W2121694082","https://openalex.org/W2128967676","https://openalex.org/W2131239505","https://openalex.org/W2137807823","https://openalex.org/W2138134203","https://openalex.org/W2140367260","https://openalex.org/W2149043711","https://openalex.org/W2168126034","https://openalex.org/W2619578761"],"related_works":["https://openalex.org/W2474747038","https://openalex.org/W3006003651","https://openalex.org/W2040807843","https://openalex.org/W2137310043","https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2294981364","https://openalex.org/W2337711143","https://openalex.org/W2495024767","https://openalex.org/W2286776167"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}