{"id":"https://openalex.org/W1602426192","doi":"https://doi.org/10.1007/11556930_58","title":"A Method to Design Compact Dual-rail Asynchronous Primitives","display_name":"A Method to Design Compact Dual-rail Asynchronous Primitives","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W1602426192","doi":"https://doi.org/10.1007/11556930_58","mag":"1602426192"},"language":"en","primary_location":{"id":"doi:10.1007/11556930_58","is_oa":false,"landing_page_url":"https://doi.org/10.1007/11556930_58","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068751566","display_name":"Alin Razafindraibe","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Alin Razafindraibe","raw_affiliation_strings":["LIRMM, UMR CNRS/Universit\u00e9 de Montpellier II, (C5506), 161 rue Ada, 34392, Montpellier, France","LIRMM, UMR CNRS/Universit\u00e9 de Montpellier II, (C5506), Montpellier, France#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIRMM, UMR CNRS/Universit\u00e9 de Montpellier II, (C5506), 161 rue Ada, 34392, Montpellier, France","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"LIRMM, UMR CNRS/Universit\u00e9 de Montpellier II, (C5506), Montpellier, France#TAB#","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017195775","display_name":"Michel Robert","orcid":"https://orcid.org/0000-0002-5075-2898"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Michel Robert","raw_affiliation_strings":["LIRMM, UMR CNRS/Universit\u00e9 de Montpellier II, (C5506), 161 rue Ada, 34392, Montpellier, France","LIRMM, UMR CNRS/Universit\u00e9 de Montpellier II, (C5506), Montpellier, France#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIRMM, UMR CNRS/Universit\u00e9 de Montpellier II, (C5506), 161 rue Ada, 34392, Montpellier, France","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"LIRMM, UMR CNRS/Universit\u00e9 de Montpellier II, (C5506), Montpellier, France#TAB#","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017617798","display_name":"Marc Renaudin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Marc Renaudin","raw_affiliation_strings":["TIMA Laboratory, 46, avenue F\u00e9lix Viallet, 38031, France","TIMA Laboratory, France#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, 46, avenue F\u00e9lix Viallet, 38031, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA Laboratory, France#TAB#","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015351510","display_name":"Philippe Maurine","orcid":"https://orcid.org/0000-0002-9706-5710"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Philippe Maurine","raw_affiliation_strings":["LIRMM, UMR CNRS/Universit\u00e9 de Montpellier II, (C5506), 161 rue Ada, 34392, Montpellier, France","LIRMM, UMR CNRS/Universit\u00e9 de Montpellier II, (C5506), Montpellier, France#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIRMM, UMR CNRS/Universit\u00e9 de Montpellier II, (C5506), 161 rue Ada, 34392, Montpellier, France","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"LIRMM, UMR CNRS/Universit\u00e9 de Montpellier II, (C5506), Montpellier, France#TAB#","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I1294671590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"571","last_page":"580"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8406692147254944},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8396800756454468},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.8030588626861572},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.7364687323570251},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5405882596969604},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.512523889541626},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5017678737640381},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.47205621004104614},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35617345571517944},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3372374176979065},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.21796581149101257},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2029641568660736},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14475759863853455},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1319810450077057},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10941165685653687},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.09337747097015381},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.06317728757858276}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8406692147254944},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8396800756454468},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.8030588626861572},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.7364687323570251},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5405882596969604},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.512523889541626},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5017678737640381},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.47205621004104614},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35617345571517944},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3372374176979065},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.21796581149101257},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2029641568660736},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14475759863853455},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1319810450077057},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10941165685653687},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.09337747097015381},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.06317728757858276},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/11556930_58","is_oa":false,"landing_page_url":"https://doi.org/10.1007/11556930_58","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:HAL:hal-00105846v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00105846","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"PATMOS: Power And Timing Modeling, Optimization and Simulation, Sep 2005, Leuven, Belgium. pp.571-580, ⟨10.1007/11556930_58⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1865879713","https://openalex.org/W2130434989","https://openalex.org/W2135194304","https://openalex.org/W2150872535","https://openalex.org/W2487142227","https://openalex.org/W3198221827","https://openalex.org/W4255722788"],"related_works":["https://openalex.org/W4297819361","https://openalex.org/W1491017262","https://openalex.org/W1494824878","https://openalex.org/W4294338060","https://openalex.org/W1948903516","https://openalex.org/W1993985975","https://openalex.org/W3094139610","https://openalex.org/W2187164010","https://openalex.org/W4312516786","https://openalex.org/W2138474603"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}