{"id":"https://openalex.org/W1557154615","doi":"https://doi.org/10.1007/11556930_45","title":"Design of Variable Input Delay Gates for Low Dynamic Power Circuits","display_name":"Design of Variable Input Delay Gates for Low Dynamic Power Circuits","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W1557154615","doi":"https://doi.org/10.1007/11556930_45","mag":"1557154615"},"language":"en","primary_location":{"id":"doi:10.1007/11556930_45","is_oa":false,"landing_page_url":"https://doi.org/10.1007/11556930_45","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108401339","display_name":"Tezaswi Raja","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tezaswi Raja","raw_affiliation_strings":["Transmeta Corp, Santa Clara, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Transmeta Corp, Santa Clara, CA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084081268","display_name":"Vishwani D. Agrawal","orcid":"https://orcid.org/0000-0002-7121-5979"},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vishwani D. Agrawal","raw_affiliation_strings":["Auburn University, Aubrun, AL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Auburn University, Aubrun, AL","institution_ids":["https://openalex.org/I82497590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020404037","display_name":"M.L. Bushnell","orcid":null},"institutions":[{"id":"https://openalex.org/I102322142","display_name":"Rutgers, The State University of New Jersey","ror":"https://ror.org/05vt9qd57","country_code":"US","type":"education","lineage":["https://openalex.org/I102322142"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Bushnell","raw_affiliation_strings":["Rutgers University, Piscataway, NJ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rutgers University, Piscataway, NJ","institution_ids":["https://openalex.org/I102322142"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"436","last_page":"445"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.7076870799064636},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7059724926948547},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6470268964767456},{"id":"https://openalex.org/keywords/gate-equivalent","display_name":"Gate equivalent","score":0.5367392897605896},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5354939103126526},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5271543860435486},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5049710869789124},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4628068804740906},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.4526980221271515},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3939477503299713},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3705756664276123},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.3530179560184479},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.3308291733264923},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.2726336717605591},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.26511573791503906},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.24866390228271484},{"id":"https://openalex.org/keywords/gate-oxide","display_name":"Gate oxide","score":0.17884477972984314},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13722312450408936},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12330377101898193}],"concepts":[{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.7076870799064636},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7059724926948547},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6470268964767456},{"id":"https://openalex.org/C60697091","wikidata":"https://www.wikidata.org/wiki/Q5527009","display_name":"Gate equivalent","level":5,"score":0.5367392897605896},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5354939103126526},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5271543860435486},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5049710869789124},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4628068804740906},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.4526980221271515},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3939477503299713},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3705756664276123},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.3530179560184479},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3308291733264923},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.2726336717605591},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.26511573791503906},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.24866390228271484},{"id":"https://openalex.org/C2361726","wikidata":"https://www.wikidata.org/wiki/Q5527031","display_name":"Gate oxide","level":4,"score":0.17884477972984314},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13722312450408936},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12330377101898193},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/11556930_45","is_oa":false,"landing_page_url":"https://doi.org/10.1007/11556930_45","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.94.1950","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.94.1950","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eng.auburn.edu/~vagrawal/TALKS/patmos_paper_new.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W159123488","https://openalex.org/W196877078","https://openalex.org/W1493602245","https://openalex.org/W1507504962","https://openalex.org/W1539883310","https://openalex.org/W1543643719","https://openalex.org/W1558050744","https://openalex.org/W1563592233","https://openalex.org/W1573775657","https://openalex.org/W1633471522","https://openalex.org/W1970285553","https://openalex.org/W1978683070","https://openalex.org/W2061480240","https://openalex.org/W2112799701","https://openalex.org/W2118946420","https://openalex.org/W2128215251","https://openalex.org/W2128306262","https://openalex.org/W2130591493","https://openalex.org/W2143093341","https://openalex.org/W2150435684","https://openalex.org/W2150977159","https://openalex.org/W2161828911","https://openalex.org/W2162211138","https://openalex.org/W2166243422","https://openalex.org/W2168158121","https://openalex.org/W2174953611","https://openalex.org/W3103339143","https://openalex.org/W4236461749","https://openalex.org/W4239041600","https://openalex.org/W4241987548","https://openalex.org/W4243397828","https://openalex.org/W6630372172","https://openalex.org/W6632325369"],"related_works":["https://openalex.org/W2565020286","https://openalex.org/W3108304312","https://openalex.org/W4295177619","https://openalex.org/W2109857948","https://openalex.org/W1017999001","https://openalex.org/W1496213896","https://openalex.org/W4361799621","https://openalex.org/W2791832526","https://openalex.org/W2150435684","https://openalex.org/W2117058879"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}