{"id":"https://openalex.org/W1482332706","doi":"https://doi.org/10.1007/11549703_6","title":"Evolving Hardware by Dynamically Reconfiguring Xilinx FPGAs","display_name":"Evolving Hardware by Dynamically Reconfiguring Xilinx FPGAs","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W1482332706","doi":"https://doi.org/10.1007/11549703_6","mag":"1482332706"},"language":"en","primary_location":{"id":"doi:10.1007/11549703_6","is_oa":false,"landing_page_url":"https://doi.org/10.1007/11549703_6","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052790470","display_name":"Andr\u00e9s Upegui","orcid":"https://orcid.org/0000-0003-3841-2863"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Andres Upegui","raw_affiliation_strings":["Logic Systems Laboratory \u2013 LSL, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne \u2013 EPFL, 1015, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Logic Systems Laboratory \u2013 LSL, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne \u2013 EPFL, 1015, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023508114","display_name":"Eduardo Garc\u00eda S\u00e1nchez","orcid":"https://orcid.org/0000-0002-5219-4623"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Eduardo Sanchez","raw_affiliation_strings":["Logic Systems Laboratory \u2013 LSL, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne \u2013 EPFL, 1015, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Logic Systems Laboratory \u2013 LSL, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne \u2013 EPFL, 1015, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5052790470"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":7.2299,"has_fulltext":false,"cited_by_count":73,"citation_normalized_percentile":{"value":0.97663723,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"56","last_page":"65"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9789000153541565,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9732999801635742,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8541786670684814},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8438756465911865},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.7677476406097412},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6884890794754028},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6202218532562256},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6195741891860962},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5936175584793091},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.573197603225708},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5436562299728394},{"id":"https://openalex.org/keywords/evolvable-hardware","display_name":"Evolvable hardware","score":0.5315601229667664},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4688815772533417},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.46273598074913025},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4159933924674988},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4050412178039551},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3932214081287384},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10508275032043457},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08795535564422607},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.07710763812065125}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8541786670684814},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8438756465911865},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.7677476406097412},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6884890794754028},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6202218532562256},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6195741891860962},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5936175584793091},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.573197603225708},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5436562299728394},{"id":"https://openalex.org/C2776243922","wikidata":"https://www.wikidata.org/wiki/Q5418727","display_name":"Evolvable hardware","level":3,"score":0.5315601229667664},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4688815772533417},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.46273598074913025},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4159933924674988},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4050412178039551},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3932214081287384},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10508275032043457},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08795535564422607},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.07710763812065125},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/11549703_6","is_oa":false,"landing_page_url":"https://doi.org/10.1007/11549703_6","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1489568789","https://openalex.org/W1497726515","https://openalex.org/W1503372621","https://openalex.org/W1515958087","https://openalex.org/W1536745110","https://openalex.org/W1551962532","https://openalex.org/W1565542637","https://openalex.org/W1605953766","https://openalex.org/W1639818751","https://openalex.org/W1755007537","https://openalex.org/W1782332702","https://openalex.org/W1800243382","https://openalex.org/W1946708540","https://openalex.org/W1970879758","https://openalex.org/W1993091561","https://openalex.org/W2011095304","https://openalex.org/W2011837598","https://openalex.org/W2073033998","https://openalex.org/W2112966019","https://openalex.org/W2122820340","https://openalex.org/W2146546081","https://openalex.org/W2211621428","https://openalex.org/W2499911861","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W1587494897","https://openalex.org/W2355368822","https://openalex.org/W2385174725","https://openalex.org/W2188443807","https://openalex.org/W1576787868","https://openalex.org/W2802088203","https://openalex.org/W2169674017","https://openalex.org/W1497726515","https://openalex.org/W3151101169"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}