{"id":"https://openalex.org/W1537460407","doi":"https://doi.org/10.1007/11549468_65","title":"A Novel Lightweight Directory Architecture for Scalable Shared-Memory Multiprocessors","display_name":"A Novel Lightweight Directory Architecture for Scalable Shared-Memory Multiprocessors","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W1537460407","doi":"https://doi.org/10.1007/11549468_65","mag":"1537460407"},"language":"en","primary_location":{"id":"doi:10.1007/11549468_65","is_oa":false,"landing_page_url":"https://doi.org/10.1007/11549468_65","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073507304","display_name":"Alberto Ros","orcid":"https://orcid.org/0000-0001-5757-1064"},"institutions":[{"id":"https://openalex.org/I80180929","display_name":"Universidad de Murcia","ror":"https://ror.org/03p3aeb86","country_code":"ES","type":"education","lineage":["https://openalex.org/I80180929"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Alberto Ros","raw_affiliation_strings":["Departamento de Ingenier\u00eda y Tecnolog\u00eda de Computadores, Universidad de Murcia, Murcia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Ingenier\u00eda y Tecnolog\u00eda de Computadores, Universidad de Murcia, Murcia, Spain","institution_ids":["https://openalex.org/I80180929"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010840475","display_name":"Manuel E. Acacio","orcid":"https://orcid.org/0000-0003-0935-4078"},"institutions":[{"id":"https://openalex.org/I80180929","display_name":"Universidad de Murcia","ror":"https://ror.org/03p3aeb86","country_code":"ES","type":"education","lineage":["https://openalex.org/I80180929"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Manuel E. Acacio","raw_affiliation_strings":["Departamento de Ingenier\u00eda y Tecnolog\u00eda de Computadores, Universidad de Murcia, Murcia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Ingenier\u00eda y Tecnolog\u00eda de Computadores, Universidad de Murcia, Murcia, Spain","institution_ids":["https://openalex.org/I80180929"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070286319","display_name":"Jos\u00e9 M. Garc\u0131\u0301a","orcid":"https://orcid.org/0000-0002-6388-2835"},"institutions":[{"id":"https://openalex.org/I80180929","display_name":"Universidad de Murcia","ror":"https://ror.org/03p3aeb86","country_code":"ES","type":"education","lineage":["https://openalex.org/I80180929"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jos\u00e9 M. Garc\u00eda","raw_affiliation_strings":["Departamento de Ingenier\u00eda y Tecnolog\u00eda de Computadores, Universidad de Murcia, Murcia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Ingenier\u00eda y Tecnolog\u00eda de Computadores, Universidad de Murcia, Murcia, Spain","institution_ids":["https://openalex.org/I80180929"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I80180929"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":1.1049,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.76050913,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"582","last_page":"591"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/directory","display_name":"Directory","score":0.9141273498535156},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8460376262664795},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6587371826171875},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.5528841614723206},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5337287783622742},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5286241769790649},{"id":"https://openalex.org/keywords/lightweight-directory-access-protocol","display_name":"Lightweight Directory Access Protocol","score":0.47712230682373047},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.46236780285835266},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.44418662786483765},{"id":"https://openalex.org/keywords/directory-service","display_name":"Directory service","score":0.435389906167984},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3875875473022461},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36319971084594727},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.34206610918045044},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3311269283294678},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3269888162612915},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.2966749668121338},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.26907268166542053},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.20303869247436523},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.17486485838890076}],"concepts":[{"id":"https://openalex.org/C2777683733","wikidata":"https://www.wikidata.org/wiki/Q201456","display_name":"Directory","level":2,"score":0.9141273498535156},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8460376262664795},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6587371826171875},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.5528841614723206},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5337287783622742},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5286241769790649},{"id":"https://openalex.org/C181177684","wikidata":"https://www.wikidata.org/wiki/Q188816","display_name":"Lightweight Directory Access Protocol","level":3,"score":0.47712230682373047},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.46236780285835266},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.44418662786483765},{"id":"https://openalex.org/C138338577","wikidata":"https://www.wikidata.org/wiki/Q756230","display_name":"Directory service","level":3,"score":0.435389906167984},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3875875473022461},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36319971084594727},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.34206610918045044},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3311269283294678},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3269888162612915},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.2966749668121338},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.26907268166542053},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.20303869247436523},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.17486485838890076}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/11549468_65","is_oa":false,"landing_page_url":"https://doi.org/10.1007/11549468_65","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320314455","display_name":"Minist\u00e8re de l'\u00c9conomie, de la Science et de l'Innovation - Qu\u00e9bec","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1850405760","https://openalex.org/W1980257390","https://openalex.org/W2046046256","https://openalex.org/W2050487400","https://openalex.org/W2100720297","https://openalex.org/W2107859560","https://openalex.org/W2114995630","https://openalex.org/W2124950817","https://openalex.org/W2125449762","https://openalex.org/W2139397536","https://openalex.org/W2139475615","https://openalex.org/W2145021036","https://openalex.org/W2163691271","https://openalex.org/W2167722125","https://openalex.org/W2168682824","https://openalex.org/W2997542971","https://openalex.org/W3008756550","https://openalex.org/W4205325843","https://openalex.org/W4231723008","https://openalex.org/W4250404340"],"related_works":["https://openalex.org/W2145592252","https://openalex.org/W1482095711","https://openalex.org/W1512842870","https://openalex.org/W1590714121","https://openalex.org/W2042844055","https://openalex.org/W2070949616","https://openalex.org/W2088310619","https://openalex.org/W1534227216","https://openalex.org/W1537460407","https://openalex.org/W2108823231"],"abstract_inverted_index":null,"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}