{"id":"https://openalex.org/W1501684432","doi":"https://doi.org/10.1007/11523277_20","title":"ADAPTABLE SWITCH BOXES AS ON-CHIP ROUTING NODES FOR NETWORKS-ON-CHIP","display_name":"ADAPTABLE SWITCH BOXES AS ON-CHIP ROUTING NODES FOR NETWORKS-ON-CHIP","publication_year":2005,"publication_date":"2005-09-28","ids":{"openalex":"https://openalex.org/W1501684432","doi":"https://doi.org/10.1007/11523277_20","mag":"1501684432"},"language":"en","primary_location":{"id":"doi:10.1007/11523277_20","is_oa":true,"landing_page_url":"https://doi.org/10.1007/11523277_20","pdf_url":"https://link.springer.com/content/pdf/10.1007/11523277_20.pdf","source":{"id":"https://openalex.org/S4306463519","display_name":"Kluwer Academic Publishers eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IFIP On-Line Library in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://link.springer.com/content/pdf/10.1007/11523277_20.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008123833","display_name":"Ralf Eickhoff","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Ralf Eickhoff","raw_affiliation_strings":["Heinz Nixdorf Institute, System and Circuit Technology, University of Paderborn, F\u00fcrstenallee 11, 33102, Paderborn, Germany","[Heinz Nixdorf Institute System and Circuit Technology, University of Paderborn, Paderborn, Germany]"],"affiliations":[{"raw_affiliation_string":"Heinz Nixdorf Institute, System and Circuit Technology, University of Paderborn, F\u00fcrstenallee 11, 33102, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]},{"raw_affiliation_string":"[Heinz Nixdorf Institute System and Circuit Technology, University of Paderborn, Paderborn, Germany]","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111461501","display_name":"J\u00f6rg-Christian Niemann","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J\u00f6rg-Christian Niemann","raw_affiliation_strings":["Heinz Nixdorf Institute, System and Circuit Technology, University of Paderborn, F\u00fcrstenallee 11, 33102, Paderborn, Germany","[Heinz Nixdorf Institute System and Circuit Technology, University of Paderborn, Paderborn, Germany]"],"affiliations":[{"raw_affiliation_string":"Heinz Nixdorf Institute, System and Circuit Technology, University of Paderborn, F\u00fcrstenallee 11, 33102, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]},{"raw_affiliation_string":"[Heinz Nixdorf Institute System and Circuit Technology, University of Paderborn, Paderborn, Germany]","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028498307","display_name":"Mario Porrmann","orcid":"https://orcid.org/0000-0003-1005-5753"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mario Porrmann","raw_affiliation_strings":["Heinz Nixdorf Institute, System and Circuit Technology, University of Paderborn, F\u00fcrstenallee 11, 33102, Paderborn, Germany","[Heinz Nixdorf Institute System and Circuit Technology, University of Paderborn, Paderborn, Germany]"],"affiliations":[{"raw_affiliation_string":"Heinz Nixdorf Institute, System and Circuit Technology, University of Paderborn, F\u00fcrstenallee 11, 33102, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]},{"raw_affiliation_string":"[Heinz Nixdorf Institute System and Circuit Technology, University of Paderborn, Paderborn, Germany]","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043372144","display_name":"Ulrich R\u00fcckert","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ulrich R\u00fcckert","raw_affiliation_strings":["Heinz Nixdorf Institute, System and Circuit Technology, University of Paderborn, F\u00fcrstenallee 11, 33102, Paderborn, Germany","[Heinz Nixdorf Institute System and Circuit Technology, University of Paderborn, Paderborn, Germany]"],"affiliations":[{"raw_affiliation_string":"Heinz Nixdorf Institute, System and Circuit Technology, University of Paderborn, F\u00fcrstenallee 11, 33102, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]},{"raw_affiliation_string":"[Heinz Nixdorf Institute System and Circuit Technology, University of Paderborn, Paderborn, Germany]","institution_ids":["https://openalex.org/I206945453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5008123833"],"corresponding_institution_ids":["https://openalex.org/I206945453"],"apc_list":null,"apc_paid":null,"fwci":0.985,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.75050903,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"201","last_page":"210"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6837571263313293},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6766541004180908},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6439625024795532},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.6295584440231323},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6059484481811523},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5333433151245117},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5061513781547546},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4455231726169586},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4221998453140259},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3770381212234497},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23309922218322754},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.19610685110092163},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08572682738304138}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6837571263313293},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6766541004180908},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6439625024795532},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.6295584440231323},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6059484481811523},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5333433151245117},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5061513781547546},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4455231726169586},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4221998453140259},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3770381212234497},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23309922218322754},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.19610685110092163},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08572682738304138},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1007/11523277_20","is_oa":true,"landing_page_url":"https://doi.org/10.1007/11523277_20","pdf_url":"https://link.springer.com/content/pdf/10.1007/11523277_20.pdf","source":{"id":"https://openalex.org/S4306463519","display_name":"Kluwer Academic Publishers eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IFIP On-Line Library in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.60.7310","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.60.7310","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://wwwhni.upb.de/~eickhoff/publikationen/eickhoffiess05.pdf","raw_type":"text"},{"id":"pmh:oai:pub.librecat.org:2288882","is_oa":true,"landing_page_url":"https://pub.uni-bielefeld.de/record/2288882","pdf_url":null,"source":{"id":"https://openalex.org/S4306401671","display_name":"PUB \u2013 Publications at Bielefeld University (Bielefeld University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I20121455","host_organization_name":"Bielefeld University","host_organization_lineage":["https://openalex.org/I20121455"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Eickhoff R, Niemann J-C, Porrmann M, R\u00fcckert U. Adaptable Switch boxes as on-chip routing nodes for networks-on-chip. In: Rettberg A, Zanella MC, Rammig FJ, eds. <em>From Specification to Embedded Systems Application, International Embedded Systems Symposium (IESS)</em>. Manaus, Brazil;  2005: 201-210.","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"doi:10.1007/11523277_20","is_oa":true,"landing_page_url":"https://doi.org/10.1007/11523277_20","pdf_url":"https://link.springer.com/content/pdf/10.1007/11523277_20.pdf","source":{"id":"https://openalex.org/S4306463519","display_name":"Kluwer Academic Publishers eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IFIP On-Line Library in Computer Science","raw_type":"book-chapter"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.4000000059604645}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1501684432.pdf","grobid_xml":"https://content.openalex.org/works/W1501684432.grobid-xml"},"referenced_works_count":9,"referenced_works":["https://openalex.org/W1513716704","https://openalex.org/W1514972944","https://openalex.org/W1528410398","https://openalex.org/W1581868788","https://openalex.org/W2036925710","https://openalex.org/W2096754818","https://openalex.org/W2121523570","https://openalex.org/W2148228669","https://openalex.org/W2982757857"],"related_works":["https://openalex.org/W2388672758","https://openalex.org/W2135981148","https://openalex.org/W2754086592","https://openalex.org/W2115579119","https://openalex.org/W2017236304","https://openalex.org/W2144357574","https://openalex.org/W2120080222","https://openalex.org/W2065289416","https://openalex.org/W3198758847","https://openalex.org/W4230458348"],"abstract_inverted_index":{"Due":[0],"to":[1,100,107],"continuous":[2],"advancements":[3],"in":[4,11],"modern":[5],"technology":[6],"processes":[7],"which":[8],"have":[9],"resulted":[10],"integrated":[12],"circuits":[13],"with":[14,57],"smaller":[15],"feature":[16],"sizes":[17],"and":[18,33,49,78,106],"higher":[19],"complexity,":[20],"current":[21],"system-on-chip":[22],"designs":[23],"consist":[24],"of":[25,40,60,73],"many":[26],"different":[27,84],"components":[28],"such":[29],"as":[30],"memories,":[31],"interfaces":[32],"microprocessors.":[34],"To":[35],"handle":[36],"this":[37],"growing":[38],"number":[39],"components,":[41],"an":[42,61,66],"efficient":[43,62],"communication":[44,63,91],"structure":[45,64,72,92],"must":[46],"be":[47],"provided":[48],"incorporated":[50],"during":[51],"system":[52],"design.":[53,69],"This":[54],"work":[55],"deals":[56],"the":[58,90,102,109],"implementation":[59],"for":[65],"on-chip":[67],"multiprocessor":[68],"The":[70],"internal":[71],"one":[74],"node":[75],"is":[76,93],"proposed":[77],"specified":[79],"by":[80],"its":[81],"requirements.":[82,111],"Furthermore,":[83],"routing":[85],"strategies":[86],"are":[87],"implemented.":[88],"Moreover,":[89],"mapped":[94],"on":[95],"a":[96],"standard":[97],"cell":[98],"process":[99],"examine":[101],"achieved":[103],"processing":[104],"speed":[105],"determine":[108],"area":[110]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}