{"id":"https://openalex.org/W1918334125","doi":"https://doi.org/10.1007/11494669_69","title":"A Quaternary CLB Design Using Quantum Device Technology on Silicon for FPGA Neural Network Architectures","display_name":"A Quaternary CLB Design Using Quantum Device Technology on Silicon for FPGA Neural Network Architectures","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W1918334125","doi":"https://doi.org/10.1007/11494669_69","mag":"1918334125"},"language":"en","primary_location":{"id":"doi:10.1007/11494669_69","is_oa":false,"landing_page_url":"https://doi.org/10.1007/11494669_69","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103563410","display_name":"Peter M. Kelly","orcid":null},"institutions":[{"id":"https://openalex.org/I138801177","display_name":"University of Ulster","ror":"https://ror.org/01yp9g959","country_code":"GB","type":"education","lineage":["https://openalex.org/I138801177"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"P. M. Kelly","raw_affiliation_strings":["Intelligent Systems Engineering Laboratory, Faculty of Engineering, University of Ulster Derry, Northern Ireland, BT48 7JL, UK","Intelligent Systems Engineering Laboratory, Faculty of Engineering, University of Ulster, Derry, Northern Ireland, UK"],"affiliations":[{"raw_affiliation_string":"Intelligent Systems Engineering Laboratory, Faculty of Engineering, University of Ulster Derry, Northern Ireland, BT48 7JL, UK","institution_ids":["https://openalex.org/I138801177"]},{"raw_affiliation_string":"Intelligent Systems Engineering Laboratory, Faculty of Engineering, University of Ulster, Derry, Northern Ireland, UK","institution_ids":["https://openalex.org/I138801177"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077410877","display_name":"T.M. McGinnity","orcid":"https://orcid.org/0000-0002-9897-4748"},"institutions":[{"id":"https://openalex.org/I138801177","display_name":"University of Ulster","ror":"https://ror.org/01yp9g959","country_code":"GB","type":"education","lineage":["https://openalex.org/I138801177"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"T. M. McGinnity","raw_affiliation_strings":["Intelligent Systems Engineering Laboratory, Faculty of Engineering, University of Ulster Derry, Northern Ireland, BT48 7JL, UK","Intelligent Systems Engineering Laboratory, Faculty of Engineering, University of Ulster, Derry, Northern Ireland, UK"],"affiliations":[{"raw_affiliation_string":"Intelligent Systems Engineering Laboratory, Faculty of Engineering, University of Ulster Derry, Northern Ireland, BT48 7JL, UK","institution_ids":["https://openalex.org/I138801177"]},{"raw_affiliation_string":"Intelligent Systems Engineering Laboratory, Faculty of Engineering, University of Ulster, Derry, Northern Ireland, UK","institution_ids":["https://openalex.org/I138801177"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090581800","display_name":"Liam Maguire","orcid":"https://orcid.org/0000-0001-6153-3298"},"institutions":[{"id":"https://openalex.org/I138801177","display_name":"University of Ulster","ror":"https://ror.org/01yp9g959","country_code":"GB","type":"education","lineage":["https://openalex.org/I138801177"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"L. P. Maguire","raw_affiliation_strings":["Intelligent Systems Engineering Laboratory, Faculty of Engineering, University of Ulster Derry, Northern Ireland, BT48 7JL, UK","Intelligent Systems Engineering Laboratory, Faculty of Engineering, University of Ulster, Derry, Northern Ireland, UK"],"affiliations":[{"raw_affiliation_string":"Intelligent Systems Engineering Laboratory, Faculty of Engineering, University of Ulster Derry, Northern Ireland, BT48 7JL, UK","institution_ids":["https://openalex.org/I138801177"]},{"raw_affiliation_string":"Intelligent Systems Engineering Laboratory, Faculty of Engineering, University of Ulster, Derry, Northern Ireland, UK","institution_ids":["https://openalex.org/I138801177"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103379693","display_name":"L. M. McDaid","orcid":null},"institutions":[{"id":"https://openalex.org/I138801177","display_name":"University of Ulster","ror":"https://ror.org/01yp9g959","country_code":"GB","type":"education","lineage":["https://openalex.org/I138801177"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"L. M. McDaid","raw_affiliation_strings":["Intelligent Systems Engineering Laboratory, Faculty of Engineering, University of Ulster Derry, Northern Ireland, BT48 7JL, UK","Intelligent Systems Engineering Laboratory, Faculty of Engineering, University of Ulster, Derry, Northern Ireland, UK"],"affiliations":[{"raw_affiliation_string":"Intelligent Systems Engineering Laboratory, Faculty of Engineering, University of Ulster Derry, Northern Ireland, BT48 7JL, UK","institution_ids":["https://openalex.org/I138801177"]},{"raw_affiliation_string":"Intelligent Systems Engineering Laboratory, Faculty of Engineering, University of Ulster, Derry, Northern Ireland, UK","institution_ids":["https://openalex.org/I138801177"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5103563410"],"corresponding_institution_ids":["https://openalex.org/I138801177"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11578341,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"564","last_page":"571"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6988619565963745},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6781980991363525},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.577325701713562},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.45538783073425293},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4341098666191101},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3961324989795685},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39538541436195374},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3859897255897522},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.33121269941329956},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.259128212928772},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13227856159210205}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6988619565963745},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6781980991363525},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.577325701713562},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.45538783073425293},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4341098666191101},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3961324989795685},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39538541436195374},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3859897255897522},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.33121269941329956},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.259128212928772},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13227856159210205},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/11494669_69","is_oa":false,"landing_page_url":"https://doi.org/10.1007/11494669_69","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1537198282","https://openalex.org/W2090559915","https://openalex.org/W2162649089","https://openalex.org/W2163242933"],"related_works":["https://openalex.org/W2730314563","https://openalex.org/W2120538654","https://openalex.org/W2058541779","https://openalex.org/W2971786152","https://openalex.org/W1632369502","https://openalex.org/W2288945810","https://openalex.org/W1980639873","https://openalex.org/W2104615293","https://openalex.org/W1557535892","https://openalex.org/W2006330903"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}