{"id":"https://openalex.org/W2147325539","doi":"https://doi.org/10.1007/11427469_134","title":"Chip Speed Prediction Model for Optimization of Semiconductor Manufacturing Process Using Neural Networks and Statistical Methods","display_name":"Chip Speed Prediction Model for Optimization of Semiconductor Manufacturing Process Using Neural Networks and Statistical Methods","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2147325539","doi":"https://doi.org/10.1007/11427469_134","mag":"2147325539"},"language":"en","primary_location":{"id":"doi:10.1007/11427469_134","is_oa":false,"landing_page_url":"https://doi.org/10.1007/11427469_134","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050484531","display_name":"Tae Seon Kim","orcid":"https://orcid.org/0000-0002-9250-186X"},"institutions":[{"id":"https://openalex.org/I87111246","display_name":"Catholic University of Korea","ror":"https://ror.org/01fpnj063","country_code":"KR","type":"education","lineage":["https://openalex.org/I87111246"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Tae Seon Kim","raw_affiliation_strings":["School of Information, Communications and Electronics Engineering, Catholic University of Korea, Bucheon, Korea"],"affiliations":[{"raw_affiliation_string":"School of Information, Communications and Electronics Engineering, Catholic University of Korea, Bucheon, Korea","institution_ids":["https://openalex.org/I87111246"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5050484531"],"corresponding_institution_ids":["https://openalex.org/I87111246"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.9808,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.77240398,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"845","last_page":"850"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.7033037543296814},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6962193846702576},{"id":"https://openalex.org/keywords/semiconductor-device-fabrication","display_name":"Semiconductor device fabrication","score":0.6318492293357849},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6155408620834351},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6126236319541931},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4600086510181427},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4585438072681427},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.455827534198761},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2926586866378784},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.24266907572746277},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17366576194763184},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14687272906303406},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.12021341919898987},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09211233258247375},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08542275428771973}],"concepts":[{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.7033037543296814},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6962193846702576},{"id":"https://openalex.org/C66018809","wikidata":"https://www.wikidata.org/wiki/Q1570432","display_name":"Semiconductor device fabrication","level":3,"score":0.6318492293357849},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6155408620834351},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6126236319541931},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4600086510181427},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4585438072681427},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.455827534198761},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2926586866378784},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.24266907572746277},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17366576194763184},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14687272906303406},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.12021341919898987},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09211233258247375},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08542275428771973},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/11427469_134","is_oa":false,"landing_page_url":"https://doi.org/10.1007/11427469_134","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306084","display_name":"U.S. Department of Energy","ror":"https://ror.org/01bj3aw27"},{"id":"https://openalex.org/F4320321379","display_name":"Catholic University of Korea","ror":"https://ror.org/01fpnj063"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1913426461","https://openalex.org/W2035717166","https://openalex.org/W2131369594","https://openalex.org/W2138675194"],"related_works":["https://openalex.org/W2327254200","https://openalex.org/W2287022550","https://openalex.org/W2027697249","https://openalex.org/W1965337273","https://openalex.org/W1849611347","https://openalex.org/W2284242891","https://openalex.org/W2050503762","https://openalex.org/W153595029","https://openalex.org/W3173836265","https://openalex.org/W1546901656"],"abstract_inverted_index":null,"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}