{"id":"https://openalex.org/W1577220836","doi":"https://doi.org/10.1007/1-4020-7991-5_18","title":"Modeling CHP Descriptions in Labeled Transitions Systems for an Efficient Formal Validation of Asynchronous Circuit Specifications","display_name":"Modeling CHP Descriptions in Labeled Transitions Systems for an Efficient Formal Validation of Asynchronous Circuit Specifications","publication_year":2006,"publication_date":"2006-03-09","ids":{"openalex":"https://openalex.org/W1577220836","doi":"https://doi.org/10.1007/1-4020-7991-5_18","mag":"1577220836"},"language":"en","primary_location":{"id":"doi:10.1007/1-4020-7991-5_18","is_oa":false,"landing_page_url":"https://doi.org/10.1007/1-4020-7991-5_18","pdf_url":null,"source":{"id":"https://openalex.org/S4306463519","display_name":"Kluwer Academic Publishers eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Languages for System Specification","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064920153","display_name":"Menouer Boubekeur","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Menouer Boubekeur","raw_affiliation_strings":["TIMA Laboratory, 46 Avenue Felix Viallet, 38100, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, 46 Avenue Felix Viallet, 38100, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063371658","display_name":"D. Borrione","orcid":"https://orcid.org/0000-0002-4856-453X"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Dominique Borrione","raw_affiliation_strings":["TIMA Laboratory, 46 Avenue Felix Viallet, 38100, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, 46 Avenue Felix Viallet, 38100, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026735986","display_name":"Laurent Mounier","orcid":"https://orcid.org/0000-0001-9925-098X"},"institutions":[{"id":"https://openalex.org/I4210156361","display_name":"Verimag","ror":"https://ror.org/05afmzm11","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210156361","https://openalex.org/I4210159245","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Laurent Mounier","raw_affiliation_strings":["VERIMAG Centre Equation, 2 avenue de Vignate, 38610, Gieres, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VERIMAG Centre Equation, 2 avenue de Vignate, 38610, Gieres, France","institution_ids":["https://openalex.org/I4210156361"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106138486","display_name":"Antoine Siriani","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Antoine Siriani","raw_affiliation_strings":["TIMA Laboratory, 46 Avenue Felix Viallet, 38100, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, 46 Avenue Felix Viallet, 38100, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017617798","display_name":"Marc Renaudin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Marc Renaudin","raw_affiliation_strings":["TIMA Laboratory, 46 Avenue Felix Viallet, 38100, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, 46 Avenue Felix Viallet, 38100, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8882,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.80103806,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"285","last_page":"300"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11450","display_name":"Model-Driven Software Engineering Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8474007844924927},{"id":"https://openalex.org/keywords/petri-net","display_name":"Petri net","score":0.7952122688293457},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.720824122428894},{"id":"https://openalex.org/keywords/semantics","display_name":"Semantics (computer science)","score":0.6103747487068176},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.5827250480651855},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.5655986666679382},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.560380220413208},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5533468723297119},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5354627966880798},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.5116775035858154},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4689224362373352},{"id":"https://openalex.org/keywords/formal-specification","display_name":"Formal specification","score":0.4582793414592743},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.410228967666626},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3394935429096222},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32234829664230347},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.09905701875686646},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.07780227065086365}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8474007844924927},{"id":"https://openalex.org/C38677869","wikidata":"https://www.wikidata.org/wiki/Q724168","display_name":"Petri net","level":2,"score":0.7952122688293457},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.720824122428894},{"id":"https://openalex.org/C184337299","wikidata":"https://www.wikidata.org/wiki/Q1437428","display_name":"Semantics (computer science)","level":2,"score":0.6103747487068176},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.5827250480651855},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5655986666679382},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.560380220413208},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5533468723297119},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5354627966880798},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.5116775035858154},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4689224362373352},{"id":"https://openalex.org/C116253237","wikidata":"https://www.wikidata.org/wiki/Q1437424","display_name":"Formal specification","level":2,"score":0.4582793414592743},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.410228967666626},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3394935429096222},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32234829664230347},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.09905701875686646},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.07780227065086365},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/1-4020-7991-5_18","is_oa":false,"landing_page_url":"https://doi.org/10.1007/1-4020-7991-5_18","pdf_url":null,"source":{"id":"https://openalex.org/S4306463519","display_name":"Kluwer Academic Publishers eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Languages for System Specification","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W33571320","https://openalex.org/W1508451833","https://openalex.org/W1546435617","https://openalex.org/W1585465727","https://openalex.org/W1765538419","https://openalex.org/W1974839002","https://openalex.org/W2030913109","https://openalex.org/W2084517978","https://openalex.org/W2096336201","https://openalex.org/W2155327371","https://openalex.org/W2156947018","https://openalex.org/W2519218684","https://openalex.org/W4236330308","https://openalex.org/W4299134717"],"related_works":["https://openalex.org/W2535130387","https://openalex.org/W1903167137","https://openalex.org/W2171674700","https://openalex.org/W2145025660","https://openalex.org/W1922520186","https://openalex.org/W1544097700","https://openalex.org/W1946493810","https://openalex.org/W1495250406","https://openalex.org/W17088386","https://openalex.org/W1608485412"],"abstract_inverted_index":{"This":[0,88],"work":[1],"addresses":[2],"the":[3,53,86,93,99],"analysis":[4],"and":[5,60,83,92],"validation":[6],"of":[7,23],"CHP":[8,17],"specifications":[9,33],"for":[10],"asynchronous":[11],"circuits,":[12],"using":[13,52],"property":[14],"Verification":[15],"tools.":[16,62],"semantics,":[18],"initially":[19],"given":[20],"in":[21],"terms":[22],"Petri":[24],"Nets,":[25],"are":[26,34,49,75],"reformulated":[27],"as":[28,98],"labeled":[29],"transition":[30],"systems.":[31],"Circuit":[32],"translated":[35],"into":[36],"an":[37],"intermediate":[38],"format":[39],"(IF)":[40],"based":[41],"on":[42],"communicating":[43],"extended":[44],"finite":[45],"state":[46,71],"machines.":[47],"They":[48],"then":[50],"validated":[51],"IF":[54],"environment,":[55],"which":[56],"provides":[57],"model":[58],"checking":[59],"bi-simulation":[61],"The":[63],"direct":[64],"translation":[65],"must":[66],"be":[67,96],"optimized":[68],"to":[69],"delay":[70],"explosion.":[72],"Performance":[73],"studies":[74],"reported.":[76],"These":[77],"keywords":[78,94],"were":[79],"added":[80],"by":[81,85],"machine":[82],"not":[84],"authors.":[87],"process":[89],"is":[90],"experimental":[91],"may":[95],"updated":[97],"learning":[100],"algorithm":[101],"improves.":[102]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-31T08:31:51.225901","created_date":"2025-10-10T00:00:00"}