{"id":"https://openalex.org/W1550467023","doi":"https://doi.org/10.1007/1-4020-7991-5_13","title":"Towards High-Level Analog and Mixed-Signal Synthesis From VHDL-AMS Specifications","display_name":"Towards High-Level Analog and Mixed-Signal Synthesis From VHDL-AMS Specifications","publication_year":2006,"publication_date":"2006-03-09","ids":{"openalex":"https://openalex.org/W1550467023","doi":"https://doi.org/10.1007/1-4020-7991-5_13","mag":"1550467023"},"language":"en","primary_location":{"id":"doi:10.1007/1-4020-7991-5_13","is_oa":false,"landing_page_url":"https://doi.org/10.1007/1-4020-7991-5_13","pdf_url":null,"source":{"id":"https://openalex.org/S4306463519","display_name":"Kluwer Academic Publishers eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Languages for System Specification","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109898844","display_name":"Hua Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hua Tang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Stony Brook University, USA","Stony Brook University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Stony Brook University, USA","institution_ids":["https://openalex.org/I59553526"]},{"raw_affiliation_string":"Stony Brook University","institution_ids":["https://openalex.org/I59553526"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100323481","display_name":"Hui Zhang","orcid":"https://orcid.org/0000-0002-6927-2261"},"institutions":[{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hui Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Stony Brook University, USA","Stony Brook University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Stony Brook University, USA","institution_ids":["https://openalex.org/I59553526"]},{"raw_affiliation_string":"Stony Brook University","institution_ids":["https://openalex.org/I59553526"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080972445","display_name":"Alex Doboli","orcid":"https://orcid.org/0000-0003-2472-4014"},"institutions":[{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alex Doboli","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Stony Brook University, USA","Stony Brook University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Stony Brook University, USA","institution_ids":["https://openalex.org/I59553526"]},{"raw_affiliation_string":"Stony Brook University","institution_ids":["https://openalex.org/I59553526"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I59553526"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.11966463,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"201","last_page":"216"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl-ams","display_name":"VHDL-AMS","score":0.9208025932312012},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8220034837722778},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6803240776062012},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.5412925481796265},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.540195107460022},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5203608870506287},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5057234764099121},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.484152615070343},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.48008280992507935},{"id":"https://openalex.org/keywords/semantics","display_name":"Semantics (computer science)","score":0.45422863960266113},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2929116487503052},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16845393180847168},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.16218647360801697},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09535545110702515},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09280180931091309},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.09235075116157532}],"concepts":[{"id":"https://openalex.org/C2776513426","wikidata":"https://www.wikidata.org/wiki/Q2744740","display_name":"VHDL-AMS","level":4,"score":0.9208025932312012},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.8220034837722778},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6803240776062012},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.5412925481796265},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.540195107460022},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5203608870506287},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5057234764099121},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.484152615070343},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.48008280992507935},{"id":"https://openalex.org/C184337299","wikidata":"https://www.wikidata.org/wiki/Q1437428","display_name":"Semantics (computer science)","level":2,"score":0.45422863960266113},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2929116487503052},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16845393180847168},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.16218647360801697},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09535545110702515},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09280180931091309},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.09235075116157532},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/1-4020-7991-5_13","is_oa":false,"landing_page_url":"https://doi.org/10.1007/1-4020-7991-5_13","pdf_url":null,"source":{"id":"https://openalex.org/S4306463519","display_name":"Kluwer Academic Publishers eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Languages for System Specification","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W560265616","https://openalex.org/W1555778358","https://openalex.org/W1563509283","https://openalex.org/W1600634902","https://openalex.org/W2002330922","https://openalex.org/W2003837070","https://openalex.org/W2047016425","https://openalex.org/W2051554354","https://openalex.org/W2054676002","https://openalex.org/W2085399494","https://openalex.org/W2100740271","https://openalex.org/W2100882222","https://openalex.org/W2106476087","https://openalex.org/W2116311095","https://openalex.org/W2124927125","https://openalex.org/W2125465935","https://openalex.org/W2137339287","https://openalex.org/W2138396608","https://openalex.org/W2141776905","https://openalex.org/W2145458600","https://openalex.org/W2146875007","https://openalex.org/W2165059292","https://openalex.org/W2167671135","https://openalex.org/W2258840170","https://openalex.org/W4244194021","https://openalex.org/W4300833197"],"related_works":["https://openalex.org/W1586741485","https://openalex.org/W2070083638","https://openalex.org/W3021694037","https://openalex.org/W2543386576","https://openalex.org/W2091509145","https://openalex.org/W2357636087","https://openalex.org/W2536306358","https://openalex.org/W2129583176","https://openalex.org/W1653314692","https://openalex.org/W1928957284"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"our":[3],"experience":[4],"on":[5],"high-level":[6],"synthesis":[7,25,55],"of":[8,56],"\u03a3":[9,60],"-":[10,61],"\u0394":[11,62],"analog":[12],"to":[13,67,82],"digital":[14],"converters":[15],"(ADC)":[16],"from":[17],"VHDL-AMS":[18,22],"descriptions.":[19],"The":[20,28],"proposed":[21],"subset":[23,29],"for":[24,44,53],"is":[26,64,72],"discussed.":[27],"has":[30],"the":[31,41,54,70],"composition":[32],"semantics,":[33],"so":[34],"that":[35],"specifications":[36],"offer":[37],"enough":[38],"insight":[39],"into":[40],"system":[42],"structure":[43],"automated":[45],"architecture":[46],"generation":[47],"and":[48,79],"optimization.":[49],"A":[50],"case":[51],"study":[52],"a":[57],"fourth":[58],"order":[59],"ADC":[63],"detailed.":[65],"Compared":[66],"similar":[68],"work,":[69],"method":[71],"more":[73,80],"flexible":[74],"in":[75],"tackling":[76],"new":[77],"designs,":[78],"tolerant":[81],"layout":[83],"parasitic.":[84]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}