{"id":"https://openalex.org/W1596421302","doi":"https://doi.org/10.1007/0-387-33403-3_6","title":"Validation of Asynchronous Circuit Specifications Using IF/CADP","display_name":"Validation of Asynchronous Circuit Specifications Using IF/CADP","publication_year":2006,"publication_date":"2006-08-15","ids":{"openalex":"https://openalex.org/W1596421302","doi":"https://doi.org/10.1007/0-387-33403-3_6","mag":"1596421302"},"language":"en","primary_location":{"id":"doi:10.1007/0-387-33403-3_6","is_oa":true,"landing_page_url":"https://doi.org/10.1007/0-387-33403-3_6","pdf_url":"https://link.springer.com/content/pdf/10.1007%2F0-387-33403-3_6.pdf","source":{"id":"https://openalex.org/S4306463519","display_name":"Kluwer Academic Publishers eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IFIP International Federation for Information Processing","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://link.springer.com/content/pdf/10.1007%2F0-387-33403-3_6.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063371658","display_name":"D. Borrione","orcid":"https://orcid.org/0000-0002-4856-453X"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Dominique Borrione","raw_affiliation_strings":["TIMA, Grenoble Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA, Grenoble Cedex, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064920153","display_name":"Menouer Boubekeur","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Menouer Boubekeur","raw_affiliation_strings":["TIMA, Grenoble Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA, Grenoble Cedex, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026735986","display_name":"Laurent Mounier","orcid":"https://orcid.org/0000-0001-9925-098X"},"institutions":[{"id":"https://openalex.org/I4210156361","display_name":"Verimag","ror":"https://ror.org/05afmzm11","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210156361","https://openalex.org/I4210159245","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Laurent Mounier","raw_affiliation_strings":["Centre Equation, VERIMAG, Gi\u00e8res, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre Equation, VERIMAG, Gi\u00e8res, France","institution_ids":["https://openalex.org/I4210156361"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017617798","display_name":"Marc Renaudin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Marc Renaudin","raw_affiliation_strings":["TIMA, Grenoble Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA, Grenoble Cedex, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106138486","display_name":"Antoine Siriani","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Antoine Siriani","raw_affiliation_strings":["TIMA, Grenoble Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA, Grenoble Cedex, France","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.0971,"has_fulltext":true,"cited_by_count":10,"citation_normalized_percentile":{"value":0.85965263,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"85","last_page":"100"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8013275861740112},{"id":"https://openalex.org/keywords/rotation-formalisms-in-three-dimensions","display_name":"Rotation formalisms in three dimensions","score":0.7861151099205017},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7362772822380066},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7083832025527954},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.548719048500061},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4825015068054199},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.4644809663295746},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41906508803367615},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3901159167289734},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.36962610483169556},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3292720913887024},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.32412612438201904},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06869775056838989}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8013275861740112},{"id":"https://openalex.org/C171018156","wikidata":"https://www.wikidata.org/wiki/Q7370306","display_name":"Rotation formalisms in three dimensions","level":2,"score":0.7861151099205017},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7362772822380066},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7083832025527954},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.548719048500061},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4825015068054199},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.4644809663295746},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41906508803367615},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3901159167289734},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36962610483169556},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3292720913887024},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.32412612438201904},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06869775056838989},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/0-387-33403-3_6","is_oa":true,"landing_page_url":"https://doi.org/10.1007/0-387-33403-3_6","pdf_url":"https://link.springer.com/content/pdf/10.1007%2F0-387-33403-3_6.pdf","source":{"id":"https://openalex.org/S4306463519","display_name":"Kluwer Academic Publishers eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IFIP International Federation for Information Processing","raw_type":"book-chapter"},{"id":"pmh:oai:HAL:hal-01376277v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01376277","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"12th IFIP International Conference on Very Large Scale Integration (VLSI'03), Dec 2003, Darmstadt, Germany","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"doi:10.1007/0-387-33403-3_6","is_oa":true,"landing_page_url":"https://doi.org/10.1007/0-387-33403-3_6","pdf_url":"https://link.springer.com/content/pdf/10.1007%2F0-387-33403-3_6.pdf","source":{"id":"https://openalex.org/S4306463519","display_name":"Kluwer Academic Publishers eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IFIP International Federation for Information Processing","raw_type":"book-chapter"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1596421302.pdf","grobid_xml":"https://content.openalex.org/works/W1596421302.grobid-xml"},"referenced_works_count":20,"referenced_works":["https://openalex.org/W33571320","https://openalex.org/W1481876205","https://openalex.org/W1508451833","https://openalex.org/W1530666383","https://openalex.org/W1585465727","https://openalex.org/W1590451542","https://openalex.org/W1765538419","https://openalex.org/W1854012871","https://openalex.org/W1932250361","https://openalex.org/W1974839002","https://openalex.org/W1993264422","https://openalex.org/W2030913109","https://openalex.org/W2084517978","https://openalex.org/W2096336201","https://openalex.org/W2155327371","https://openalex.org/W2160823654","https://openalex.org/W2199322517","https://openalex.org/W4236330308","https://openalex.org/W4243888023","https://openalex.org/W4299134717"],"related_works":["https://openalex.org/W57206970","https://openalex.org/W4235091896","https://openalex.org/W2185981755","https://openalex.org/W2023896637","https://openalex.org/W1539846681","https://openalex.org/W2498253392","https://openalex.org/W2996527951","https://openalex.org/W75787367","https://openalex.org/W1524177496","https://openalex.org/W4232940367"],"abstract_inverted_index":{"This":[0],"work":[1],"addresses":[2],"the":[3,20,46],"analysis":[4],"and":[5,16,53],"validation":[6],"of":[7,22],"modular":[8],"CHP":[9,25],"specifications":[10,26],"for":[11],"asynchronous":[12],"circuits,":[13],"using":[14,45],"formalisms":[15],"tools":[17],"coming":[18],"from":[19],"field":[21],"distributed":[23],"software.":[24],"are":[27,42],"translated":[28],"into":[29],"an":[30],"intermediate":[31],"format":[32],"(IF)":[33],"based":[34],"on":[35],"communicating":[36],"extended":[37],"finite":[38],"state":[39],"machines.":[40],"They":[41],"then":[43],"validated":[44],"IF":[47],"environment,":[48],"which":[49],"provides":[50],"model":[51],"checking":[52],"bi-simulation":[54],"tools.":[55]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}