{"id":"https://openalex.org/W170689621","doi":"https://doi.org/10.1007/0-387-33403-3_3","title":"Hinoc: A Hierarchical Generic Approach for on-Chip Communication, Testing and Debugging of SoCs","display_name":"Hinoc: A Hierarchical Generic Approach for on-Chip Communication, Testing and Debugging of SoCs","publication_year":2006,"publication_date":"2006-08-15","ids":{"openalex":"https://openalex.org/W170689621","doi":"https://doi.org/10.1007/0-387-33403-3_3","mag":"170689621"},"language":"en","primary_location":{"id":"doi:10.1007/0-387-33403-3_3","is_oa":true,"landing_page_url":"https://doi.org/10.1007/0-387-33403-3_3","pdf_url":"https://link.springer.com/content/pdf/10.1007%2F0-387-33403-3_3.pdf","source":{"id":"https://openalex.org/S4306463519","display_name":"Kluwer Academic Publishers eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IFIP International Federation for Information Processing","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://link.springer.com/content/pdf/10.1007%2F0-387-33403-3_3.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046831535","display_name":"Thomas Hollstein","orcid":"https://orcid.org/0000-0002-0454-6479"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Thomas Hollstein","raw_affiliation_strings":["Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany","Darmstadt Univ. of Technology#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Darmstadt Univ. of Technology#TAB#","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037452989","display_name":"R. Ludewig","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ralf Ludewig","raw_affiliation_strings":["Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany","Darmstadt Univ. of Technology#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Darmstadt Univ. of Technology#TAB#","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109939858","display_name":"Heiko Zimmer","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Heiko Zimmer","raw_affiliation_strings":["Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany","Darmstadt Univ. of Technology#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Darmstadt Univ. of Technology#TAB#","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043146817","display_name":"Christoph Mager","orcid":"https://orcid.org/0000-0002-3147-5725"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Christoph Mager","raw_affiliation_strings":["Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany","Darmstadt Univ. of Technology#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Darmstadt Univ. of Technology#TAB#","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026461305","display_name":"Simon Hohenstern","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Simon Hohenstern","raw_affiliation_strings":["Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany","Darmstadt Univ. of Technology#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Darmstadt Univ. of Technology#TAB#","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002162776","display_name":"Manfred Glesner","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Manfred Glesner","raw_affiliation_strings":["Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany","Darmstadt Univ. of Technology#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Darmstadt Univ. of Technology#TAB#","institution_ids":["https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5046831535"],"corresponding_institution_ids":["https://openalex.org/I31512782"],"apc_list":null,"apc_paid":null,"fwci":2.0773,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.85535996,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"39","last_page":"54"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8958672285079956},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.737093448638916},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6608718633651733},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6208873987197876},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.570332944393158},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5682346820831299},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5651789903640747},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.41220802068710327},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16143149137496948},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.06649228930473328}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8958672285079956},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.737093448638916},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6608718633651733},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6208873987197876},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.570332944393158},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5682346820831299},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5651789903640747},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.41220802068710327},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16143149137496948},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.06649228930473328},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/0-387-33403-3_3","is_oa":true,"landing_page_url":"https://doi.org/10.1007/0-387-33403-3_3","pdf_url":"https://link.springer.com/content/pdf/10.1007%2F0-387-33403-3_3.pdf","source":{"id":"https://openalex.org/S4306463519","display_name":"Kluwer Academic Publishers eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IFIP International Federation for Information Processing","raw_type":"book-chapter"}],"best_oa_location":{"id":"doi:10.1007/0-387-33403-3_3","is_oa":true,"landing_page_url":"https://doi.org/10.1007/0-387-33403-3_3","pdf_url":"https://link.springer.com/content/pdf/10.1007%2F0-387-33403-3_3.pdf","source":{"id":"https://openalex.org/S4306463519","display_name":"Kluwer Academic Publishers eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IFIP International Federation for Information Processing","raw_type":"book-chapter"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W170689621.pdf","grobid_xml":"https://content.openalex.org/works/W170689621.grobid-xml"},"referenced_works_count":19,"referenced_works":["https://openalex.org/W1587915027","https://openalex.org/W1862367345","https://openalex.org/W1908734527","https://openalex.org/W1946139549","https://openalex.org/W1967048002","https://openalex.org/W2011403724","https://openalex.org/W2042876290","https://openalex.org/W2117897741","https://openalex.org/W2119677480","https://openalex.org/W2123184444","https://openalex.org/W2137915618","https://openalex.org/W2146421115","https://openalex.org/W2151888078","https://openalex.org/W2152520168","https://openalex.org/W2160642395","https://openalex.org/W2172212694","https://openalex.org/W2539394763","https://openalex.org/W3035005888","https://openalex.org/W4205608751"],"related_works":["https://openalex.org/W2079026749","https://openalex.org/W2366346238","https://openalex.org/W2153738175","https://openalex.org/W2114320580","https://openalex.org/W4212932124","https://openalex.org/W2064393088","https://openalex.org/W2110827322","https://openalex.org/W170689621","https://openalex.org/W2145203652","https://openalex.org/W1951562848"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,23,52],"new":[4],"generic":[5,25],"system":[6,26,48],"architecture":[7],"and":[8,15,55,76,79,97],"design":[9],"methodology":[10],"for":[11,29,89,100],"the":[12,47,63],"design,":[13],"debugging":[14,78,85],"testing":[16],"of":[17,62,84,93],"complex":[18,44],"systems-on-chip":[19],"(SoC).":[20],"Starting":[21],"from":[22],"hierarchical":[24],"architecture,":[27],"platforms":[28],"dedicated":[30],"application":[31],"scenarios":[32],"will":[33],"be":[34,39],"customized.":[35],"In":[36],"order":[37],"to":[38,41],"able":[40],"handle":[42],"very":[43],"submicron":[45],"designs,":[46],"is":[49,71,87],"based":[50],"on":[51],"globally":[53],"asynchronous":[54],"locally":[56],"synchronous":[57],"(GALS)":[58],"concept.":[59],"The":[60,82],"problem":[61],"increasing":[64],"functionality":[65],"versus":[66],"outer":[67],"access":[68],"capabilities":[69],"ratio":[70],"faced":[72],"by":[73],"novel":[74],"embedded":[75],"combined":[77],"test":[80],"structures.":[81],"integration":[83],"possibilities":[86],"essential":[88],"an":[90],"efficient":[91],"co-design":[92],"SoC":[94],"integrated":[95,103],"hardware":[96,105],"software,":[98],"especially":[99],"systems":[101],"with":[102],"reconfigurable":[104],"parts.":[106]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-05-05T08:41:31.759640","created_date":"2025-10-10T00:00:00"}