{"id":"https://openalex.org/W1545951482","doi":"https://doi.org/10.1007/0-306-48727-6_7","title":"Testing Strategies for Networks on Chip","display_name":"Testing Strategies for Networks on Chip","publication_year":2005,"publication_date":"2005-12-30","ids":{"openalex":"https://openalex.org/W1545951482","doi":"https://doi.org/10.1007/0-306-48727-6_7","mag":"1545951482"},"language":"en","primary_location":{"id":"doi:10.1007/0-306-48727-6_7","is_oa":false,"landing_page_url":"https://doi.org/10.1007/0-306-48727-6_7","pdf_url":null,"source":{"id":"https://openalex.org/S4306463519","display_name":"Kluwer Academic Publishers eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Networks on Chip","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010536057","display_name":"Raimund Ubar","orcid":"https://orcid.org/0000-0001-8186-4385"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Raimund Ubar","raw_affiliation_strings":["Tallinn Technical University, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tallinn Technical University, Estonia","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010286547","display_name":"Jaan Raik","orcid":"https://orcid.org/0000-0001-8113-020X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jaan Raik","raw_affiliation_strings":["Tallinn Technical University, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tallinn Technical University, Estonia","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.9293,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.94279661,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"131","last_page":"152"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7138776779174805},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6873355507850647},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5395699143409729},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5245376229286194},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5044828653335571},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4924219846725464},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.49107885360717773},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4797412157058716},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4621945023536682},{"id":"https://openalex.org/keywords/isolation","display_name":"Isolation (microbiology)","score":0.4400692582130432},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42136138677597046},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3631238341331482}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7138776779174805},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6873355507850647},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5395699143409729},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5245376229286194},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5044828653335571},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4924219846725464},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.49107885360717773},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4797412157058716},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4621945023536682},{"id":"https://openalex.org/C2775941552","wikidata":"https://www.wikidata.org/wiki/Q25212305","display_name":"Isolation (microbiology)","level":2,"score":0.4400692582130432},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42136138677597046},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3631238341331482},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C89423630","wikidata":"https://www.wikidata.org/wiki/Q7193","display_name":"Microbiology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/0-306-48727-6_7","is_oa":false,"landing_page_url":"https://doi.org/10.1007/0-306-48727-6_7","pdf_url":null,"source":{"id":"https://openalex.org/S4306463519","display_name":"Kluwer Academic Publishers eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Networks on Chip","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1515082873","https://openalex.org/W1539901529","https://openalex.org/W1554885925","https://openalex.org/W1581011258","https://openalex.org/W1592515516","https://openalex.org/W1604154703","https://openalex.org/W1823755974","https://openalex.org/W1979477906","https://openalex.org/W1988192422","https://openalex.org/W2024736083","https://openalex.org/W2038380992","https://openalex.org/W2046314918","https://openalex.org/W2099531317","https://openalex.org/W2102612856","https://openalex.org/W2106935654","https://openalex.org/W2111151532","https://openalex.org/W2123184444","https://openalex.org/W2124629389","https://openalex.org/W2130300051","https://openalex.org/W2130554687","https://openalex.org/W2135931142","https://openalex.org/W2157986239","https://openalex.org/W2162529266","https://openalex.org/W2165132030","https://openalex.org/W2168063884","https://openalex.org/W2170867550","https://openalex.org/W3189696089","https://openalex.org/W4205608751","https://openalex.org/W4230587734","https://openalex.org/W6630484773","https://openalex.org/W6634827937","https://openalex.org/W6659847936"],"related_works":["https://openalex.org/W2360310172","https://openalex.org/W2078553836","https://openalex.org/W2135981148","https://openalex.org/W51919102","https://openalex.org/W2388672758","https://openalex.org/W2065289416","https://openalex.org/W2108140302","https://openalex.org/W2144357574","https://openalex.org/W1527836777","https://openalex.org/W2754086592"],"abstract_inverted_index":{"The":[0,48],"complexity":[1],"of":[2,8,17,43,51,68,78,121],"Networks-on-Chip":[3],"(NoC)":[4],"makes":[5],"the":[6,21,65,76,86,92,97,113,119,152],"application":[7],"traditional":[9],"test":[10,26,79,118,140,143],"methods":[11,18],"obsolete.":[12],"For":[13],"NoC,":[14],"a":[15],"combination":[16],"known":[19],"from":[20],"System-on-Chip,":[22],"memory":[23],"and":[24,41,46,70,108,130,145,156],"FPGA":[25],"areas":[27],"should":[28],"be":[29,85],"used.":[30],"That":[31],"includes":[32],"functional":[33],"test,":[34,36,139],"scan":[35],"logic":[37],"BIST,":[38],"RAM":[39],"BIST":[40,104],"testing":[42,69,96],"interconnect":[44,154],"switches":[45,155],"wires.":[47],"increasing":[49],"complexities":[50],"systems":[52,100],"based":[53],"on":[54,101],"deep-submicron":[55],"technologies":[56],"cause":[57],"two":[58],"contrary":[59],"trends:":[60],"low-level":[61],"defect-orientation":[62],"to":[63,74,84,117],"reach":[64,75],"high":[66],"reliability":[67],"high-level":[71],"behavioral":[72],"modeling":[73],"efficiency":[77],"generation.":[80],"Hierarchical":[81],"approaches":[82],"seem":[83],"solution.":[87],"Built-in":[88],"Self-Test":[89],"(BIST)":[90],"is":[91,111,158],"main":[93],"concept":[94],"for":[95,137],"cores":[98,132],"in":[99],"chip.":[102],"Hybrid":[103],"containing":[105],"both":[106],"hardware":[107],"software":[109],"components":[110],"probably":[112],"most":[114],"promising":[115],"approach":[116],"nodes":[120],"NoC.":[122],"In":[123],"densely":[124],"packaged":[125],"NoC":[126,153],"with":[127],"embedded":[128],"memories":[129],"reusable":[131],"scan-based":[133],"approaches,":[134],"P1500":[135],"standard":[136],"core":[138],"access":[141],"mechanisms,":[142],"control":[144],"isolation":[146],"issues":[147],"are":[148],"prospective":[149],"methods.":[150],"Testing":[151],"wires":[157],"also":[159],"an":[160],"important":[161],"issue.":[162]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}