{"id":"https://openalex.org/W2169265225","doi":"https://doi.org/10.1007/0-306-48727-6_14","title":"Software for Multiprocessor Networks on Chip","display_name":"Software for Multiprocessor Networks on Chip","publication_year":2005,"publication_date":"2005-12-30","ids":{"openalex":"https://openalex.org/W2169265225","doi":"https://doi.org/10.1007/0-306-48727-6_14","mag":"2169265225"},"language":"en","primary_location":{"id":"doi:10.1007/0-306-48727-6_14","is_oa":false,"landing_page_url":"https://doi.org/10.1007/0-306-48727-6_14","pdf_url":null,"source":{"id":"https://openalex.org/S4306463519","display_name":"Kluwer Academic Publishers eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Networks on Chip","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022727692","display_name":"Miltos D. Grammatikakis","orcid":"https://orcid.org/0000-0002-8746-4232"},"institutions":[{"id":"https://openalex.org/I4210124584","display_name":"Integrated Systems Development (Greece)","ror":"https://ror.org/02wghjg14","country_code":"GR","type":"company","lineage":["https://openalex.org/I4210124584"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Miltos Grammatikakis","raw_affiliation_strings":["ISD S.A., Halandri, Greece"],"affiliations":[{"raw_affiliation_string":"ISD S.A., Halandri, Greece","institution_ids":["https://openalex.org/I4210124584"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009787535","display_name":"Marcello Coppola","orcid":"https://orcid.org/0000-0003-0414-9411"},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Marcello Coppola","raw_affiliation_strings":["ST Microelectronics, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"ST Microelectronics, Grenoble, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064547187","display_name":"F. Sensini","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Fabrizio Sensini","raw_affiliation_strings":["ST Microelectronics, Catania, Italy"],"affiliations":[{"raw_affiliation_string":"ST Microelectronics, Catania, Italy","institution_ids":["https://openalex.org/I4210154781"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5022727692"],"corresponding_institution_ids":["https://openalex.org/I4210124584"],"apc_list":null,"apc_paid":null,"fwci":1.2636,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.82065064,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"281","last_page":"303"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7428526282310486},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.615740180015564},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5446109771728516},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.44042178988456726},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43903648853302},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4005982279777527},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.313476026058197},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.28654634952545166},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06962546706199646}],"concepts":[{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7428526282310486},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.615740180015564},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5446109771728516},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.44042178988456726},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43903648853302},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4005982279777527},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.313476026058197},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.28654634952545166},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06962546706199646}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/0-306-48727-6_14","is_oa":false,"landing_page_url":"https://doi.org/10.1007/0-306-48727-6_14","pdf_url":null,"source":{"id":"https://openalex.org/S4306463519","display_name":"Kluwer Academic Publishers eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Networks on Chip","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W115410205","https://openalex.org/W199887090","https://openalex.org/W419638019","https://openalex.org/W1509342228","https://openalex.org/W1813030236","https://openalex.org/W1850405760","https://openalex.org/W1972544179","https://openalex.org/W1975564985","https://openalex.org/W1977692753","https://openalex.org/W2001738739","https://openalex.org/W2009653580","https://openalex.org/W2016323637","https://openalex.org/W2029601347","https://openalex.org/W2043555689","https://openalex.org/W2044324015","https://openalex.org/W2054739713","https://openalex.org/W2058972589","https://openalex.org/W2062678317","https://openalex.org/W2083613288","https://openalex.org/W2085407655","https://openalex.org/W2100443549","https://openalex.org/W2107859560","https://openalex.org/W2120230074","https://openalex.org/W2146287723","https://openalex.org/W2158463479","https://openalex.org/W2160642395","https://openalex.org/W2161144614","https://openalex.org/W2913446311","https://openalex.org/W6638177942","https://openalex.org/W6657727070"],"related_works":["https://openalex.org/W1980880150","https://openalex.org/W325986762","https://openalex.org/W4237297230","https://openalex.org/W1809394610","https://openalex.org/W2123607806","https://openalex.org/W2159088946","https://openalex.org/W2092845486","https://openalex.org/W2509294597","https://openalex.org/W2148915962","https://openalex.org/W2070426974"],"abstract_inverted_index":{"Multiprocessor":[0],"SoC":[1,23,100],"becomes":[2],"increasingly":[3],"software-intensive":[4],"due":[5],"to":[6,62,73,99],"multiplatform":[7],"design,":[8,57],"real-time":[9],"performance,":[10],"robustness,":[11],"reliability,":[12,77],"availability,":[13],"and":[14,31,34,41,44,65,78,80],"safety":[15],"constraints.":[16],"In":[17],"this":[18],"chapter,":[19],"we":[20,58],"examine":[21],"multiprocessor":[22,89],"software,":[24],"by":[25,92],"focusing":[26],"on":[27,87],"user-space,":[28],"i.e.":[29,37],"application":[30],"middleware":[32],"layers,":[33],"kernel":[35],"space,":[36],"\"RTOS,":[38],"system":[39,56],"libraries":[40],"device":[42],"drivers\"":[43],"hardware":[45],"layers.":[46],"For":[47],"the":[48,53,95],"RTOS":[49],"substrate,":[50],"which":[51],"forms":[52],"backbone":[54],"of":[55],"relate":[59],"software":[60,101],"performance":[61],"parallel":[63],"programming":[64],"concurrency":[66],"issues,":[67],"as":[68,70],"well":[69],"program":[71],"correctness":[72],"consistency,":[74],"fault":[75],"tolerance,":[76],"verification":[79],"validation":[81],"aspects.":[82],"A":[83],"case":[84],"study":[85],"based":[86],"a":[88],"set-top-box":[90],"design":[91],"STMicroelectronics":[93],"illustrates":[94],"complexity":[96],"issues":[97],"inherent":[98],"design.":[102]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}