{"id":"https://openalex.org/W2046651563","doi":"https://doi.org/10.1002/ett.4460010604","title":"An example of a new VLSI design style based on systolic macrocells: A high\u2010speed single\u2010chip transversal filter for signal processing applications","display_name":"An example of a new VLSI design style based on systolic macrocells: A high\u2010speed single\u2010chip transversal filter for signal processing applications","publication_year":1990,"publication_date":"1990-11-01","ids":{"openalex":"https://openalex.org/W2046651563","doi":"https://doi.org/10.1002/ett.4460010604","mag":"2046651563"},"language":"en","primary_location":{"id":"doi:10.1002/ett.4460010604","is_oa":false,"landing_page_url":"https://doi.org/10.1002/ett.4460010604","pdf_url":null,"source":{"id":"https://openalex.org/S4393917101","display_name":"European Transactions on Telecommunications","issn_l":"1124-318X","issn":["1124-318X","1541-8251"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"European Transactions on Telecommunications","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027666807","display_name":"Roberto Roncella","orcid":"https://orcid.org/0000-0003-4087-9761"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Roberto Roncella","raw_affiliation_strings":["Centro di Studio per Metodi e Dispositivi per Radiotrasmissioni, Consiglio Nazionale delle Ricerche - Via Diotisalvi, 2 - 56126 Pisa - Italy","Centro di Studio per Metodi e Dispositivi per Radiotrasmissioni, Consiglio Nazionale delle Ricerche \u2010 Via Diotisalvi, 2 \u2010 56126 Pisa \u2010 Italy"],"affiliations":[{"raw_affiliation_string":"Centro di Studio per Metodi e Dispositivi per Radiotrasmissioni, Consiglio Nazionale delle Ricerche - Via Diotisalvi, 2 - 56126 Pisa - Italy","institution_ids":[]},{"raw_affiliation_string":"Centro di Studio per Metodi e Dispositivi per Radiotrasmissioni, Consiglio Nazionale delle Ricerche \u2010 Via Diotisalvi, 2 \u2010 56126 Pisa \u2010 Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076824578","display_name":"Roberto Saletti","orcid":"https://orcid.org/0000-0001-9594-3535"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Roberto Saletti","raw_affiliation_strings":["Centro di Studio per Metodi e Dispositivi per Radiotrasmissioni, Consiglio Nazionale delle Ricerche - Via Diotisalvi, 2 - 56126 Pisa - Italy","Centro di Studio per Metodi e Dispositivi per Radiotrasmissioni, Consiglio Nazionale delle Ricerche \u2010 Via Diotisalvi, 2 \u2010 56126 Pisa \u2010 Italy"],"affiliations":[{"raw_affiliation_string":"Centro di Studio per Metodi e Dispositivi per Radiotrasmissioni, Consiglio Nazionale delle Ricerche - Via Diotisalvi, 2 - 56126 Pisa - Italy","institution_ids":[]},{"raw_affiliation_string":"Centro di Studio per Metodi e Dispositivi per Radiotrasmissioni, Consiglio Nazionale delle Ricerche \u2010 Via Diotisalvi, 2 \u2010 56126 Pisa \u2010 Italy","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039369665","display_name":"Pierangelo Terreni","orcid":null},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Pierangelo Terreni","raw_affiliation_strings":["Istituto di Elettronica e Telecomunicazioni, Universita\u0300 di Pisa Via Diotisalvi, 2 - 56126 Pisa - Italy","Istituto di Elettronica e Telecomunicazioni, Universit\u00e0 di Pisa Via Diotisalvi, 2 \u2010 56126 Pisa \u2010 Italy"],"affiliations":[{"raw_affiliation_string":"Istituto di Elettronica e Telecomunicazioni, Universita\u0300 di Pisa Via Diotisalvi, 2 - 56126 Pisa - Italy","institution_ids":["https://openalex.org/I108290504"]},{"raw_affiliation_string":"Istituto di Elettronica e Telecomunicazioni, Universit\u00e0 di Pisa Via Diotisalvi, 2 \u2010 56126 Pisa \u2010 Italy","institution_ids":["https://openalex.org/I108290504"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5027666807"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5129,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.66707202,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":"6","first_page":"611","last_page":"614"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9836999773979187,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8588753938674927},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.661095142364502},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6447484493255615},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.5837980508804321},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.562653660774231},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.5506561994552612},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.5460349321365356},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5184006690979004},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4871940016746521},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.46816298365592957},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.4441063404083252},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.43452316522598267},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4134029150009155},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.333738774061203},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21137946844100952},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08876413106918335},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06137421727180481}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8588753938674927},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.661095142364502},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6447484493255615},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5837980508804321},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.562653660774231},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.5506561994552612},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.5460349321365356},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5184006690979004},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4871940016746521},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.46816298365592957},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.4441063404083252},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.43452316522598267},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4134029150009155},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.333738774061203},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21137946844100952},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08876413106918335},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06137421727180481},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1002/ett.4460010604","is_oa":false,"landing_page_url":"https://doi.org/10.1002/ett.4460010604","pdf_url":null,"source":{"id":"https://openalex.org/S4393917101","display_name":"European Transactions on Telecommunications","issn_l":"1124-318X","issn":["1124-318X","1541-8251"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"European Transactions on Telecommunications","raw_type":"journal-article"},{"id":"pmh:oai:arpi.unipi.it:11568/173615","is_oa":false,"landing_page_url":"http://hdl.handle.net/11568/173615","pdf_url":null,"source":{"id":"https://openalex.org/S4377196265","display_name":"CINECA IRIS Institutial research information system (University of Pisa)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I108290504","host_organization_name":"University of Pisa","host_organization_lineage":["https://openalex.org/I108290504"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1510115303","https://openalex.org/W1837811341","https://openalex.org/W1995879535","https://openalex.org/W2017369466","https://openalex.org/W2033142981","https://openalex.org/W2061774327","https://openalex.org/W2096194935","https://openalex.org/W2108291666","https://openalex.org/W2123801630","https://openalex.org/W2139722549","https://openalex.org/W2284458563"],"related_works":["https://openalex.org/W1556297113","https://openalex.org/W2038682752","https://openalex.org/W2572037897","https://openalex.org/W4239668215","https://openalex.org/W2142131433","https://openalex.org/W2077289773","https://openalex.org/W2352569066","https://openalex.org/W2532375706","https://openalex.org/W2379636925","https://openalex.org/W2390600871"],"abstract_inverted_index":{"Abstract":[0],"This":[1,36,62],"paper":[2],"describes":[3],"the":[4,41,86],"VLSI":[5,32,53],"design":[6,23,28],"of":[7,19,29,44,88],"a":[8,16,73,77],"high\u2010speed":[9],"single\u2010chip":[10],"FIR":[11],"filter":[12],"for":[13,56],"data":[14],"with":[15,72],"limited":[17],"number":[18],"bits.":[20],"A":[21],"new":[22],"style":[24,37],"that":[25,65],"allows":[26],"easy":[27],"high":[30,66],"speed":[31],"systems":[33,68],"was":[34],"used.":[35],"is":[38,49],"based":[39],"on":[40],"extensive":[42],"use":[43,90],"systolic":[45,74,84],"arrays":[46],"and":[47,91],"it":[48],"well":[50],"suited":[51],"to":[52],"system":[54],"realizations":[55],"digital":[57],"signal":[58],"processing":[59],"(DSP)":[60],"applications.":[61],"realization":[63],"shows":[64],"performance":[67],"can":[69],"be":[70],"obtained":[71],"approach,":[75],"using":[76],"few":[78],"main":[79],"building":[80],"blocks":[81],"called":[82],"macrocells,":[83],"at":[85],"bit\u2010level,":[87],"general":[89],"easily":[92],"interconnected.":[93]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}