{"id":"https://openalex.org/W4237780579","doi":"https://doi.org/10.1002/9780470050118.ecse227","title":"Logic Synthesis","display_name":"Logic Synthesis","publication_year":2007,"publication_date":"2007-12-06","ids":{"openalex":"https://openalex.org/W4237780579","doi":"https://doi.org/10.1002/9780470050118.ecse227"},"language":"en","primary_location":{"id":"doi:10.1002/9780470050118.ecse227","is_oa":false,"landing_page_url":"https://doi.org/10.1002/9780470050118.ecse227","pdf_url":null,"source":{"id":"https://openalex.org/S4306534807","display_name":"Wiley Encyclopedia of Computer Science and Engineering","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Wiley Encyclopedia of Computer Science and Engineering","raw_type":"other"},"type":"other","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036426837","display_name":"A. Barriga","orcid":"https://orcid.org/0000-0001-6673-6684"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Angel Barriga","raw_affiliation_strings":["University of Seville-Institute of Microelectronics of Seville, CNM-CSIC, Seville, Spain"],"affiliations":[{"raw_affiliation_string":"University of Seville-Institute of Microelectronics of Seville, CNM-CSIC, Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111649809","display_name":"Carlos J. Jim\u00e9nez","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Carlos J. Jimenez","raw_affiliation_strings":["University of Seville-Institute of Microelectronics of Seville, CNM-CSIC, Seville, Spain"],"affiliations":[{"raw_affiliation_string":"University of Seville-Institute of Microelectronics of Seville, CNM-CSIC, Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":null,"display_name":"Manuel Valencia","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Manuel Valencia","raw_affiliation_strings":["University of Seville-Institute of Microelectronics of Seville, CNM-CSIC, Seville, Spain"],"affiliations":[{"raw_affiliation_string":"University of Seville-Institute of Microelectronics of Seville, CNM-CSIC, Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5036426837"],"corresponding_institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9815999865531921,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9807000160217285,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7475141286849976},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6885522603988647},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.6608257293701172},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.6598622798919678},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.607309103012085},{"id":"https://openalex.org/keywords/principal","display_name":"Principal (computer security)","score":0.5865684151649475},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.539185106754303},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5099862813949585},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38716569542884827},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3022838830947876},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.18632948398590088},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15801694989204407},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.11304214596748352}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7475141286849976},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6885522603988647},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.6608257293701172},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.6598622798919678},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.607309103012085},{"id":"https://openalex.org/C144559511","wikidata":"https://www.wikidata.org/wiki/Q2986279","display_name":"Principal (computer security)","level":2,"score":0.5865684151649475},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.539185106754303},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5099862813949585},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38716569542884827},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3022838830947876},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.18632948398590088},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15801694989204407},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.11304214596748352},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/9780470050118.ecse227","is_oa":false,"landing_page_url":"https://doi.org/10.1002/9780470050118.ecse227","pdf_url":null,"source":{"id":"https://openalex.org/S4306534807","display_name":"Wiley Encyclopedia of Computer Science and Engineering","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Wiley Encyclopedia of Computer Science and Engineering","raw_type":"other"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W620918509","https://openalex.org/W1481625184","https://openalex.org/W1509600527","https://openalex.org/W1536928946","https://openalex.org/W1559608320","https://openalex.org/W1567363020","https://openalex.org/W1572151978","https://openalex.org/W1592618590","https://openalex.org/W1593234504","https://openalex.org/W1593445040","https://openalex.org/W2129183345","https://openalex.org/W2493822152","https://openalex.org/W2498304616","https://openalex.org/W2940848692","https://openalex.org/W4240426291","https://openalex.org/W4246084264"],"related_works":["https://openalex.org/W2111408175","https://openalex.org/W1843355381","https://openalex.org/W2366672283","https://openalex.org/W1530924151","https://openalex.org/W1748531671","https://openalex.org/W9221892","https://openalex.org/W2534549730","https://openalex.org/W1873290954","https://openalex.org/W2167874369","https://openalex.org/W2363829830"],"abstract_inverted_index":{"Abstract":[0],"This":[1],"article":[2,25,87],"addresses":[3],"logic":[4,15,31,83],"synthesis,":[5],"which":[6],"involves":[7],"the":[8,14,68,94],"generation":[9],"of":[10,41,70,82,93],"a":[11],"circuit":[12],"at":[13],"level":[16,21],"based":[17],"on":[18],"an":[19,90],"RT":[20],"design":[22,32],"specification.":[23],"The":[24,43,86],"deals":[26],"with":[27,30,89],"aspects":[28,81],"associated":[29],"such":[33],"as":[34,50],"data":[35],"types,":[36],"system":[37],"components,":[38],"and":[39,60,67],"modes":[40],"operation.":[42],"hardware":[44],"description":[45],"languages":[46,58],"will":[47,62,75],"be":[48,63,76],"presented":[49],"tools":[51],"to":[52,78],"specify":[53],"digital":[54],"systems.":[55],"Two":[56],"standard":[57],"(VHDL":[59],"Verilog)":[61],"examined":[64],"in":[65],"detail,":[66],"use":[69],"VHDL":[71],"for":[72],"automatic":[73],"synthesis":[74,84],"explained":[77],"illustrate":[79],"specific":[80],"descriptions.":[85],"ends":[88],"illustrative":[91],"example":[92],"principal":[95],"concepts":[96],"discussed.":[97]},"counts_by_year":[],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2022-05-12T00:00:00"}