{"id":"https://openalex.org/W1986525252","doi":"https://doi.org/10.1002/scj.4690271208","title":"Optimization methods for look\u2010up table\u2010type FPGAs based on permissible functions","display_name":"Optimization methods for look\u2010up table\u2010type FPGAs based on permissible functions","publication_year":1996,"publication_date":"1996-01-01","ids":{"openalex":"https://openalex.org/W1986525252","doi":"https://doi.org/10.1002/scj.4690271208","mag":"1986525252"},"language":"en","primary_location":{"id":"doi:10.1002/scj.4690271208","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690271208","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068612356","display_name":"Shigeru Yamashita","orcid":"https://orcid.org/0000-0002-2279-4644"},"institutions":[{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Shigeru Yamashita","raw_affiliation_strings":["Integrated Media Environment Experimental Lab., Faculty of Engineering, Kyoto University, Yoshida-Honmachi, Sakyo, Kyoto, Japan 606","Shigeru Yamashita:  graduated in 1993 from the Kyoto University, Department of Information Science, and received his Master's degree in 1995. In 1995, he joined NTT Communication Science Laboratories where he has been engaged in computer-aided design of digital systems and computer architecture. He is a member of the Information Processing Society of Japan"],"affiliations":[{"raw_affiliation_string":"Integrated Media Environment Experimental Lab., Faculty of Engineering, Kyoto University, Yoshida-Honmachi, Sakyo, Kyoto, Japan 606","institution_ids":["https://openalex.org/I22299242"]},{"raw_affiliation_string":"Shigeru Yamashita:  graduated in 1993 from the Kyoto University, Department of Information Science, and received his Master's degree in 1995. In 1995, he joined NTT Communication Science Laboratories where he has been engaged in computer-aided design of digital systems and computer architecture. He is a member of the Information Processing Society of Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103702858","display_name":"Yahiko Kambayashi","orcid":null},"institutions":[{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]},{"id":"https://openalex.org/I4210130202","display_name":"Software Research Associates (Japan)","ror":"https://ror.org/02frcze54","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210130202"]},{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA","JP"],"is_corresponding":false,"raw_author_name":"Yahiko Kambayashi","raw_affiliation_strings":["Integrated Media Environment Experimental Lab., Faculty of Engineering, Kyoto University, Yoshida-Honmachi, Sakyo, Kyoto, Japan 606","Yahiko Kambayashi:  graduated in 1965 from the Kyoto University, Department of Electronics Engineering, and received his Dr. of Eng. degree there in 1970. He has been Research Associate at Kyoto University and the Univ. of Illinois, an Associate Professor at Kyoto University, Professor at Kyushu University, and since 1990, he has been a Professor at Kyoto University. His research interests include logic circuits, automata and databases. He has been a Visiting Professor at Canada'sMcGill Univ., Univ. of Kuwait, and China'sBukkan Univ. He is the author of Dotabase: (I Bibhgruphy (Computer Science Press); and Dafubase (Shokodo Press), and other books. He received the Yonezawa Prize in 1975, the Niwa Prize in 1983, the Best Author Prize in 1979, and the ACM SIGMOD Contribution Prize in 1995. He is a member of the Information Processing Society of Japan; the Japanese Software Society; and ACM; and a senior member of IEEE","a senior member of IEEE","the Japanese Software Society","Dafubase (Shokodo Press), and other books. He received the Yonezawa Prize in 1975, the Niwa Prize in 1983, the Best Author Prize in 1979, and the ACM SIGMOD Contribution Prize in 1995. He is a member of the Information Processing Society of Japan","Yahiko Kambayashi:  graduated in 1965 from the Kyoto University, Department of Electronics Engineering, and received his Dr. of Eng. degree there in 1970. He has been Research Associate at Kyoto University and the Univ. of Illinois, an Associate Professor at Kyoto University, Professor at Kyushu University, and since 1990, he has been a Professor at Kyoto University. His research interests include logic circuits, automata and databases. He has been a Visiting Professor at Canada'sMcGill Univ., Univ. of Kuwait, and China'sBukkan Univ. He is the author of Dotabase: (I Bibhgruphy (Computer Science Press)"],"affiliations":[{"raw_affiliation_string":"Integrated Media Environment Experimental Lab., Faculty of Engineering, Kyoto University, Yoshida-Honmachi, Sakyo, Kyoto, Japan 606","institution_ids":["https://openalex.org/I22299242"]},{"raw_affiliation_string":"Yahiko Kambayashi:  graduated in 1965 from the Kyoto University, Department of Electronics Engineering, and received his Dr. of Eng. degree there in 1970. He has been Research Associate at Kyoto University and the Univ. of Illinois, an Associate Professor at Kyoto University, Professor at Kyushu University, and since 1990, he has been a Professor at Kyoto University. His research interests include logic circuits, automata and databases. He has been a Visiting Professor at Canada'sMcGill Univ., Univ. of Kuwait, and China'sBukkan Univ. He is the author of Dotabase: (I Bibhgruphy (Computer Science Press); and Dafubase (Shokodo Press), and other books. He received the Yonezawa Prize in 1975, the Niwa Prize in 1983, the Best Author Prize in 1979, and the ACM SIGMOD Contribution Prize in 1995. He is a member of the Information Processing Society of Japan; the Japanese Software Society; and ACM; and a senior member of IEEE","institution_ids":[]},{"raw_affiliation_string":"a senior member of IEEE","institution_ids":[]},{"raw_affiliation_string":"the Japanese Software Society","institution_ids":["https://openalex.org/I4210130202"]},{"raw_affiliation_string":"Dafubase (Shokodo Press), and other books. He received the Yonezawa Prize in 1975, the Niwa Prize in 1983, the Best Author Prize in 1979, and the ACM SIGMOD Contribution Prize in 1995. He is a member of the Information Processing Society of Japan","institution_ids":[]},{"raw_affiliation_string":"Yahiko Kambayashi:  graduated in 1965 from the Kyoto University, Department of Electronics Engineering, and received his Dr. of Eng. degree there in 1970. He has been Research Associate at Kyoto University and the Univ. of Illinois, an Associate Professor at Kyoto University, Professor at Kyushu University, and since 1990, he has been a Professor at Kyoto University. His research interests include logic circuits, automata and databases. He has been a Visiting Professor at Canada'sMcGill Univ., Univ. of Kuwait, and China'sBukkan Univ. He is the author of Dotabase: (I Bibhgruphy (Computer Science Press)","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062226407","display_name":"Sabura Muroga","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sabura Muroga","raw_affiliation_strings":["Department of Computer Science, University of Illinois, Champaign-Urbana, Illinois, USA","Saburo Murogp:  graduated in 1947 from the Tokyo University, Department of Electrical Engineering. Later, he received his Ph.D. degree. He has worked at the Research Center of the National Railways, the Management Center of Electrical Waves, the Electrical Communications Research Center of Nippon Telegraph and Telephone, and since 1964 he has been a Professor at the Univ. of Illinois, Department of Computer Science. His research areas include speech recognition, multiple communication methods, information theory, threshold logic, and automatic synthesis of logic circuits. He is the author of Zhreshold Logic and Its Applicatwns, Logic Design and Switching llheory and WSZ System Design and other books. He is a member of ACM and other professional organizations"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Illinois, Champaign-Urbana, Illinois, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Saburo Murogp:  graduated in 1947 from the Tokyo University, Department of Electrical Engineering. Later, he received his Ph.D. degree. He has worked at the Research Center of the National Railways, the Management Center of Electrical Waves, the Electrical Communications Research Center of Nippon Telegraph and Telephone, and since 1964 he has been a Professor at the Univ. of Illinois, Department of Computer Science. His research areas include speech recognition, multiple communication methods, information theory, threshold logic, and automatic synthesis of logic circuits. He is the author of Zhreshold Logic and Its Applicatwns, Logic Design and Switching llheory and WSZ System Design and other books. He is a member of ACM and other professional organizations","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5068612356"],"corresponding_institution_ids":["https://openalex.org/I22299242"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09744148,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"27","issue":"12","first_page":"92","last_page":"101"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.8175276517868042},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6935331225395203},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6908711791038513},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6741164922714233},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5630642771720886},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.5600940585136414},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.55844646692276},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5501530766487122},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5036842226982117},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4509640336036682},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4479427635669708},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.42893359065055847},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3988632559776306},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.39627280831336975},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3699588179588318},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.364799439907074},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3433443307876587},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30610233545303345},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18735066056251526},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10503476858139038}],"concepts":[{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.8175276517868042},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6935331225395203},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6908711791038513},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6741164922714233},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5630642771720886},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.5600940585136414},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.55844646692276},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5501530766487122},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5036842226982117},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4509640336036682},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4479427635669708},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.42893359065055847},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3988632559776306},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39627280831336975},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3699588179588318},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.364799439907074},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3433443307876587},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30610233545303345},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18735066056251526},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10503476858139038},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/scj.4690271208","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690271208","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1597088765","https://openalex.org/W2036887642","https://openalex.org/W2037931040","https://openalex.org/W2133491672","https://openalex.org/W2151236218","https://openalex.org/W4231104001"],"related_works":["https://openalex.org/W2994343469","https://openalex.org/W3105918491","https://openalex.org/W1905312773","https://openalex.org/W2167086449","https://openalex.org/W2102777336","https://openalex.org/W2477544739","https://openalex.org/W4252227487","https://openalex.org/W2139569078","https://openalex.org/W2141429499","https://openalex.org/W4248303983"],"abstract_inverted_index":{"Abstract":[0],"Recently,":[1],"due":[2],"to":[3,26,43,88,111,181,198],"remarkable":[4],"technological":[5],"developments":[6],"and":[7,15,29,86,114,151,203],"because":[8],"their":[9],"logic":[10,45,78,109,119,124,128],"can":[11,194],"be":[12,196],"modified":[13],"flexibly":[14],"easily,":[16],"Field":[17],"Programmable":[18],"Gate":[19],"Arrays":[20],"(FPGAs)":[21],"have":[22],"increasingly":[23],"been":[24],"applied":[25,180,197],"hardware":[27],"prototyping":[28],"the":[30,56,66,72,90,102,122,133,139,145,166,177],"design":[31,46,84],"of":[32,68,92,104,158,168],"restructurable":[33],"computer":[34],"architectures.":[35],"For":[36],"this":[37,192],"reason,":[38],"it":[39],"is":[40,76,142,161],"highly":[41],"necessary":[42],"establish":[44],"techniques":[47],"for":[48,54],"FPGAs.":[49,62,187],"This":[50],"paper":[51,193],"describes":[52],"methods":[53,64,97,160,178,189],"optimizing":[55],"circuits":[57,182],"mapped":[58,183],"in":[59,184,191],"look\u2010up":[60,185],"table\u2010type":[61,186],"These":[63],"apply":[65],"concept":[67],"permissible":[69],"functions":[70],"from":[71],"transduction":[73],"method,":[74],"which":[75],"a":[77,108,127],"circuit":[79],"optimization":[80],"technique":[81],"based":[82],"on":[83],"improvement,":[85],"attempt":[87],"reduce":[89],"degree":[91,167],"redundancy.":[93],"The":[94,156,188],"following":[95],"two":[96],"were":[98,179],"investigated:":[99],"1)":[100],"reducing":[101],"number":[103],"blocks":[105],"by":[106,163,172],"using":[107,200],"block":[110,129],"replace":[112],"another;":[113],"2)":[115],"together":[116],"with":[117],"replacing":[118],"blocks,":[120],"modifying":[121],"internal":[123],"that":[125,165],"implements":[126],"as":[130,132],"long":[131],"outputs":[134],"are":[135],"not":[136],"affected.":[137],"Although":[138],"latter":[140],"generally":[141],"more":[143],"flexible,":[144],"former":[146],"requires":[147],"less":[148],"processing":[149],"time":[150],"sometimes":[152],"produces":[153],"better":[154],"results.":[155],"effectiveness":[157],"these":[159],"demonstrated":[162],"showing":[164],"redundancy":[169],"was":[170],"reduced":[171],"about":[173],"9":[174],"percent":[175],"when":[176],"proposed":[190],"also":[195],"designs":[199],"standard":[201],"cells":[202],"gate":[204],"arrays.":[205]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}