{"id":"https://openalex.org/W2024432593","doi":"https://doi.org/10.1002/scj.4690270303","title":"A 3.84 gips integrated memory array processor","display_name":"A 3.84 gips integrated memory array processor","publication_year":1996,"publication_date":"1996-01-01","ids":{"openalex":"https://openalex.org/W2024432593","doi":"https://doi.org/10.1002/scj.4690270303","mag":"2024432593"},"language":"en","primary_location":{"id":"doi:10.1002/scj.4690270303","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690270303","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113944632","display_name":"Yoshihiro Fujita","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Yoshihiro Fujita","raw_affiliation_strings":["NEC Corporation, Kawasaki, Japan 216","Yoshihiro Fujita received his B.E. and M.E. degrees from Kyoto University in 1984 and 1986, respectively. He is currently with the Pattern Recognition Research Division of NEC Information Media Laboratories. His research interest is the development of parallel image processing systems. He was a Visiting Researcher at Univ. Cal. Berkeley from 1992 to 1993. He is a member of Information Processing Society of Japan"],"affiliations":[{"raw_affiliation_string":"NEC Corporation, Kawasaki, Japan 216","institution_ids":["https://openalex.org/I118347220"]},{"raw_affiliation_string":"Yoshihiro Fujita received his B.E. and M.E. degrees from Kyoto University in 1984 and 1986, respectively. He is currently with the Pattern Recognition Research Division of NEC Information Media Laboratories. His research interest is the development of parallel image processing systems. He was a Visiting Researcher at Univ. Cal. Berkeley from 1992 to 1993. He is a member of Information Processing Society of Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112125616","display_name":"N. Yamashita","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nobuyuki Yamashita","raw_affiliation_strings":["NEC Corporation, Kawasaki, Japan 216","Nobuyuki Yamashita received his B.E. and M.E. degrees from Kyoto University in 1989 and 1991, respectively. He is currently with the Pattern Recognition Research Division of NEC Information Media Laboratories. His research interest is the development of high-speed image processing LSIs. He is a member of Information Processing Society of Japan"],"affiliations":[{"raw_affiliation_string":"NEC Corporation, Kawasaki, Japan 216","institution_ids":["https://openalex.org/I118347220"]},{"raw_affiliation_string":"Nobuyuki Yamashita received his B.E. and M.E. degrees from Kyoto University in 1989 and 1991, respectively. He is currently with the Pattern Recognition Research Division of NEC Information Media Laboratories. His research interest is the development of high-speed image processing LSIs. He is a member of Information Processing Society of Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102097816","display_name":"Tohru Kimura","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tohru Kimura","raw_affiliation_strings":["NEC Corporation, Kawasaki, Japan 216","Tohru Kimura received his B.E. and M.E. degrees from Tokyo University in 1983 and 1985, respectively. He is currently with the System ULSI Research Division of NEC Microelectronics Laboratories. His research interest is functional memory"],"affiliations":[{"raw_affiliation_string":"NEC Corporation, Kawasaki, Japan 216","institution_ids":["https://openalex.org/I118347220"]},{"raw_affiliation_string":"Tohru Kimura received his B.E. and M.E. degrees from Tokyo University in 1983 and 1985, respectively. He is currently with the System ULSI Research Division of NEC Microelectronics Laboratories. His research interest is functional memory","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000876079","display_name":"Kazuyuki Nakamura","orcid":"https://orcid.org/0000-0002-9128-5229"},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazuyuki Nakamura","raw_affiliation_strings":["Kazuyuki Nakamura received his B.E. and M.E. degrees from Kyushu University in 1986 and 1988, respectively. He is currently with the System ULSI Research Division of NEC Microelectronicshboratories. His research interest is the development of high-speed memory LSIs","NEC Corporation, Kawasaki, Japan 216"],"affiliations":[{"raw_affiliation_string":"Kazuyuki Nakamura received his B.E. and M.E. degrees from Kyushu University in 1986 and 1988, respectively. He is currently with the System ULSI Research Division of NEC Microelectronicshboratories. His research interest is the development of high-speed memory LSIs","institution_ids":[]},{"raw_affiliation_string":"NEC Corporation, Kawasaki, Japan 216","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113582781","display_name":"Shin'Ichi Okazaki","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shin'Ichi Okazaki","raw_affiliation_strings":["NEC Corporation, Kawasaki, Japan 216","Shin'ichi Okazaki received his B.E. and M.E. degrees from Osaka University in 1982 and 1984, respectively. He is currently with the Pattern Recognition Research Division of NEC Information Media Laboratories. His research interest is high-speed image processing. He was a Visiting Researcher at Stanford University from 1991 to 1992"],"affiliations":[{"raw_affiliation_string":"NEC Corporation, Kawasaki, Japan 216","institution_ids":["https://openalex.org/I118347220"]},{"raw_affiliation_string":"Shin'ichi Okazaki received his B.E. and M.E. degrees from Osaka University in 1982 and 1984, respectively. He is currently with the Pattern Recognition Research Division of NEC Information Media Laboratories. His research interest is high-speed image processing. He was a Visiting Researcher at Stanford University from 1991 to 1992","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5113944632"],"corresponding_institution_ids":["https://openalex.org/I118347220"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12878643,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"27","issue":"3","first_page":"26","last_page":"36"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.98580002784729,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.740844190120697},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7209530472755432},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.6653496026992798},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5706377029418945},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.535105288028717},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5133315920829773},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.48713418841362},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.48564422130584717},{"id":"https://openalex.org/keywords/bicmos","display_name":"BiCMOS","score":0.468443900346756},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4635324776172638},{"id":"https://openalex.org/keywords/vector-processor","display_name":"Vector processor","score":0.444964200258255},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4438873827457428},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.4335525929927826},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36390846967697144},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14902696013450623},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.13540023565292358},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1034068763256073},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1029423177242279},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0667206346988678}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.740844190120697},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7209530472755432},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.6653496026992798},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5706377029418945},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.535105288028717},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5133315920829773},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.48713418841362},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.48564422130584717},{"id":"https://openalex.org/C62427370","wikidata":"https://www.wikidata.org/wiki/Q173416","display_name":"BiCMOS","level":4,"score":0.468443900346756},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4635324776172638},{"id":"https://openalex.org/C161824985","wikidata":"https://www.wikidata.org/wiki/Q919509","display_name":"Vector processor","level":2,"score":0.444964200258255},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4438873827457428},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.4335525929927826},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36390846967697144},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14902696013450623},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.13540023565292358},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1034068763256073},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1029423177242279},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0667206346988678},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/scj.4690270303","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690270303","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7900000214576721,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1498302458","https://openalex.org/W1994593330","https://openalex.org/W2003459643","https://openalex.org/W2083876315","https://openalex.org/W2103562768","https://openalex.org/W2119241866","https://openalex.org/W2153782001","https://openalex.org/W2157042197","https://openalex.org/W2545923503"],"related_works":["https://openalex.org/W2972668081","https://openalex.org/W1509422975","https://openalex.org/W7941220","https://openalex.org/W2038729084","https://openalex.org/W4300879500","https://openalex.org/W4240550029","https://openalex.org/W2502648510","https://openalex.org/W1989222200","https://openalex.org/W2172029144","https://openalex.org/W196565075"],"abstract_inverted_index":{"Abstract":[0],"An":[1],"integrated":[2],"memory":[3],"array":[4],"processor":[5],"(IMAP)":[6],"ULSI":[7],"with":[8],"64":[9],"processing":[10,26,42],"elements":[11],"and":[12,43],"a":[13,22,31,80],"2":[14,85],"Mb":[15],"SRAM":[16],"has":[17],"been":[18],"developed":[19],"to":[20],"build":[21],"compact":[23],"real\u2010time":[24],"image":[25],"system.":[27],"The":[28,49],"chip":[29],"attains":[30],"3.84":[32],"GIPS":[33],"peak":[34],"performance":[35],"through":[36],"the":[37,73],"use":[38],"of":[39,53],"SIMD":[40],"parallel":[41,54,61],"1.28":[44],"GByte/s":[45],"on\u2010chip":[46],"processor\u2010memory":[47],"bandwidth.":[48],"IMAP":[50,74],"is":[51],"capable":[52],"indexed":[55],"addressing,":[56],"which":[57],"increases":[58],"applications":[59],"for":[60],"algorithms.":[62],"Created":[63],"using":[64],"0.55":[65],"\u03bcm":[66],"BiCMOS":[67],"double":[68],"layer":[69],"metal":[70],"process":[71],"technology,":[72],"contains":[75],"11":[76],"million":[77],"translators":[78],"in":[79],"15.1":[81],"\u00d7":[82],"15.6":[83],"mm":[84],"die":[86],"area.":[87]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}