{"id":"https://openalex.org/W2090754905","doi":"https://doi.org/10.1002/scj.4690260601","title":"A speculative execution scheme of macrotasks for parallel processing systems","display_name":"A speculative execution scheme of macrotasks for parallel processing systems","publication_year":1995,"publication_date":"1995-01-01","ids":{"openalex":"https://openalex.org/W2090754905","doi":"https://doi.org/10.1002/scj.4690260601","mag":"2090754905"},"language":"en","primary_location":{"id":"doi:10.1002/scj.4690260601","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690260601","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031456992","display_name":"Hayato Yamana","orcid":"https://orcid.org/0000-0001-7542-4826"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Hayato Yamana","raw_affiliation_strings":["Electrotechnical Laboratory, Tsukuba, Japan 305","Hayato Yamana received his B.E., M.E., and Dr. of Eng. degrees in 1987,1989 and 1993, respectively, from Waseda Univ. He was a Research Associate from 1989 to 1993 at Res. Educ. Center for Inf. Sci. Recipient of Encour. Prize in 1993 46th Nat. Conv., Inf. Proc. Soc. Since 1993, affiliated with Electrotech. Lab. He is engaged in research on computer architecture and parallel processing systems. He is a member of Inf. Proc. Soc., and IEEE"],"affiliations":[{"raw_affiliation_string":"Electrotechnical Laboratory, Tsukuba, Japan 305","institution_ids":[]},{"raw_affiliation_string":"Hayato Yamana received his B.E., M.E., and Dr. of Eng. degrees in 1987,1989 and 1993, respectively, from Waseda Univ. He was a Research Associate from 1989 to 1993 at Res. Educ. Center for Inf. Sci. Recipient of Encour. Prize in 1993 46th Nat. Conv., Inf. Proc. Soc. Since 1993, affiliated with Electrotech. Lab. He is engaged in research on computer architecture and parallel processing systems. He is a member of Inf. Proc. Soc., and IEEE","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023880412","display_name":"Toshiaki Yasue","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshiaki Yasue","raw_affiliation_strings":["School of Science and Engineering, Waseda University, Tokyo, Japan 169","Toshiaki Yasue received his B.E. and M.E. degrees in 1989 and 1991, respectively from Waseda Univ., where he is presently in the doctoral program. Recipient of Telecom-Columbus Prize in 1992. He is engaged in research on parallel processing systems and parallel compilers. He is a member of Inf. Proc. Soc"],"affiliations":[{"raw_affiliation_string":"School of Science and Engineering, Waseda University, Tokyo, Japan 169","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Toshiaki Yasue received his B.E. and M.E. degrees in 1989 and 1991, respectively from Waseda Univ., where he is presently in the doctoral program. Recipient of Telecom-Columbus Prize in 1992. He is engaged in research on parallel processing systems and parallel compilers. He is a member of Inf. Proc. Soc","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066967507","display_name":"Yoshihiko Ishii","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshihiko Ishii","raw_affiliation_strings":["School of Science and Engineering, Waseda University, Tokyo, Japan 169","Yoshihiko Ishii received his B.E. and M.E. degrees in 1990 and 1992, respectively, from Waseda Univ., where he is presently in the doctoral program. He is engaged in research on computer architecture and parallel processing systems. He is a member of Inf. Proc. Soc"],"affiliations":[{"raw_affiliation_string":"School of Science and Engineering, Waseda University, Tokyo, Japan 169","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Yoshihiko Ishii received his B.E. and M.E. degrees in 1990 and 1992, respectively, from Waseda Univ., where he is presently in the doctoral program. He is engaged in research on computer architecture and parallel processing systems. He is a member of Inf. Proc. Soc","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110788752","display_name":"Yoichi Muraoka","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoichi Muraoka","raw_affiliation_strings":["School of Science and Engineering, Waseda University, Tokyo, Japan 169","Yoichi Murnoka received his B.E. degree in 1965 from Dept. Electrical Comm., Sch. Sci. Eng., Waseda Univ., and his Ph.D. in 1971 from Univ. Illinois and affiliatedwith NTT Elect. Comm. Lab. He became a Prof. in 1985 Sch. Sci. Eng., Waseda Univ. Interested in parallel processing architecture, electronic book and neural network"],"affiliations":[{"raw_affiliation_string":"School of Science and Engineering, Waseda University, Tokyo, Japan 169","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Yoichi Murnoka received his B.E. degree in 1965 from Dept. Electrical Comm., Sch. Sci. Eng., Waseda Univ., and his Ph.D. in 1971 from Univ. Illinois and affiliatedwith NTT Elect. Comm. Lab. He became a Prof. in 1985 Sch. Sci. Eng., Waseda Univ. Interested in parallel processing architecture, electronic book and neural network","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5031456992"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18299915,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"26","issue":"6","first_page":"1","last_page":"15"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8996890783309937},{"id":"https://openalex.org/keywords/speculative-multithreading","display_name":"Speculative multithreading","score":0.8305702209472656},{"id":"https://openalex.org/keywords/speculative-execution","display_name":"Speculative execution","score":0.7738415002822876},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.767589807510376},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.7132683992385864},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.6693762540817261},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.5815054774284363},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.57654869556427},{"id":"https://openalex.org/keywords/execution-time","display_name":"Execution time","score":0.48366937041282654},{"id":"https://openalex.org/keywords/fortran","display_name":"Fortran","score":0.4608682096004486},{"id":"https://openalex.org/keywords/execution-model","display_name":"Execution model","score":0.4553866386413574},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.427852600812912},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.31524235010147095},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2767573595046997},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.2692105770111084},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.08294743299484253}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8996890783309937},{"id":"https://openalex.org/C15296174","wikidata":"https://www.wikidata.org/wiki/Q7575343","display_name":"Speculative multithreading","level":4,"score":0.8305702209472656},{"id":"https://openalex.org/C141331961","wikidata":"https://www.wikidata.org/wiki/Q2164465","display_name":"Speculative execution","level":2,"score":0.7738415002822876},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.767589807510376},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.7132683992385864},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.6693762540817261},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.5815054774284363},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.57654869556427},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.48366937041282654},{"id":"https://openalex.org/C2778241615","wikidata":"https://www.wikidata.org/wiki/Q83303","display_name":"Fortran","level":2,"score":0.4608682096004486},{"id":"https://openalex.org/C2776834041","wikidata":"https://www.wikidata.org/wiki/Q25346349","display_name":"Execution model","level":2,"score":0.4553866386413574},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.427852600812912},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.31524235010147095},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2767573595046997},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.2692105770111084},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.08294743299484253},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/scj.4690260601","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690260601","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1491178396","https://openalex.org/W1512547387","https://openalex.org/W1523996342","https://openalex.org/W2000677132","https://openalex.org/W2002374396","https://openalex.org/W2041815136","https://openalex.org/W2089463224","https://openalex.org/W2098688018","https://openalex.org/W2125355370","https://openalex.org/W2133877928","https://openalex.org/W2142899035","https://openalex.org/W2144344516","https://openalex.org/W2170585292","https://openalex.org/W2583688170","https://openalex.org/W4301736542"],"related_works":["https://openalex.org/W37057355","https://openalex.org/W4247496551","https://openalex.org/W2135470015","https://openalex.org/W2897302968","https://openalex.org/W2101113316","https://openalex.org/W1532214443","https://openalex.org/W1506303948","https://openalex.org/W2090754905","https://openalex.org/W2053687647","https://openalex.org/W115724294"],"abstract_inverted_index":{"Abstract":[0],"This":[1,147],"paper":[2,148],"considers":[3],"the":[4,16,20,26,40,51,56,64,68,82,99,111,116,124,138,150,156,165,171,176,182,186,191],"high\u2010speed":[5],"execution":[6,23,28,53,60,70,92,113,126,160,173,183,192],"of":[7,19,127],"FORTRAN":[8],"programs":[9],"on":[10,25,164],"parallel":[11,167],"processing":[12,168],"systems":[13],"and":[14,22,88,136,154,190],"proposes":[15],"parallelizing":[17],"scheme":[18,75,93,139,161],"program":[21,41,151],"based":[24],"speculative":[27,52,69,73,91,125,159],"over":[29],"multiple":[30,90,157],"conditional":[31,43,79,130],"branches.":[32,44],"Several":[33],"techniques":[34],"have":[35],"been":[36],"proposed":[37],"that":[38,119],"parallelize":[39],"including":[42],"A":[45],"method":[46,57],"which":[47,66],"does":[48],"not":[49,106],"use":[50,67],"is:":[54],"(1)":[55,102],"called":[58],"earliest":[59,112],"condition":[61,189],"determination.":[62],"As":[63],"methods":[65],"are:":[71],"(2)":[72,115],"evaluation":[74],"for":[76,81,175],"a":[77,128],"single":[78,129],"branch":[80,131],"superscalar":[83],"processor":[84],"or":[85],"VLIW":[86],"computer;":[87],"(3)":[89,137],"assuming":[94],"particular":[95,145],"loops.":[96,146],"There":[97],"are":[98],"following":[100],"problems:":[101],"sufficient":[103],"parallelism":[104],"is":[105,132,179],"extracted":[107],"only":[108,143],"by":[109,123],"determining":[110],"condition;":[114],"speed":[117],"improvement":[118],"can":[120,140],"be":[121,141],"realized":[122],"at":[133],"most":[134],"twofold;":[135],"applied":[142],"to":[144],"divides":[149],"into":[152],"macrotasks,":[153],"defines":[155],"stage":[158],"between":[162],"macrotasks":[163],"general":[166],"system.":[169],"Then,":[170],"macrotask":[172,178],"control":[174,187],"individual":[177],"proposed,":[180],"using":[181],"start":[184],"condition,":[185],"establishment":[188],"stop":[193],"condition.":[194]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}