{"id":"https://openalex.org/W1998486315","doi":"https://doi.org/10.1002/scj.4690240907","title":"Sequential circuit test generation by real number simulation","display_name":"Sequential circuit test generation by real number simulation","publication_year":1993,"publication_date":"1993-01-01","ids":{"openalex":"https://openalex.org/W1998486315","doi":"https://doi.org/10.1002/scj.4690240907","mag":"1998486315"},"language":"en","primary_location":{"id":"doi:10.1002/scj.4690240907","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690240907","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112699456","display_name":"Kazunori Hikone","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Kazunori Hikone","raw_affiliation_strings":["Kazunori Hikone received a B.E. and an M.E. in Electronics and Communications Engineering from Meiji University in 1987 and 1989, respectively. He joined Hitachi, Ltd. in 1989, and since then he has been engaged in research on the automatic test pattern generation for logic circuits at Hitachi Research Laboratory. He is a member of the I.E.I.C.E","Members Hitachi Research Laboratory, Hitachi, Ltd., Hitachi, Japan 319"],"affiliations":[{"raw_affiliation_string":"Kazunori Hikone received a B.E. and an M.E. in Electronics and Communications Engineering from Meiji University in 1987 and 1989, respectively. He joined Hitachi, Ltd. in 1989, and since then he has been engaged in research on the automatic test pattern generation for logic circuits at Hitachi Research Laboratory. He is a member of the I.E.I.C.E","institution_ids":[]},{"raw_affiliation_string":"Members Hitachi Research Laboratory, Hitachi, Ltd., Hitachi, Japan 319","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109864945","display_name":"Mitsuji Ikeda","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Mitsuji Ikeda","raw_affiliation_strings":["Members Hitachi Research Laboratory, Hitachi, Ltd., Hitachi, Japan 319","Mitsuji Ikeda received a B.E. and an M.E. in Engineering Science from Osaka University in 1983 and 1985, respectively. He joined Hitachi, Ltd. in 1985, and since then he has been engaged in research on the test generation algorithm, the design for testability and the design of the logic circuit at Hitachi Research Laboratory. He is a member of I.E.I.C.E., and the Information Processing Society of Japan"],"affiliations":[{"raw_affiliation_string":"Members Hitachi Research Laboratory, Hitachi, Ltd., Hitachi, Japan 319","institution_ids":["https://openalex.org/I65143321"]},{"raw_affiliation_string":"Mitsuji Ikeda received a B.E. and an M.E. in Engineering Science from Osaka University in 1983 and 1985, respectively. He joined Hitachi, Ltd. in 1985, and since then he has been engaged in research on the test generation algorithm, the design for testability and the design of the logic circuit at Hitachi Research Laboratory. He is a member of I.E.I.C.E., and the Information Processing Society of Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101930271","display_name":"Kazumi Hatayama","orcid":"https://orcid.org/0000-0001-8416-8609"},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]},{"id":"https://openalex.org/I4387930200","display_name":"Information Processing Society of Japan","ror":"https://ror.org/02v970d04","country_code":null,"type":"nonprofit","lineage":["https://openalex.org/I4387930200"]},{"id":"https://openalex.org/I4210137426","display_name":"Hitachi (United States)","ror":"https://ror.org/03pwpr214","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137426","https://openalex.org/I65143321"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"Kazumi Hatayama","raw_affiliation_strings":["Kazumi Hatayama received a B.E., an M.E. and a Ph.D. in Applied Mathematics and Physics from Kyoto University in 1976, 1978 and 1982, respectively. He joined Hitachi, Ltd. in 1982, and since then he has been engaged in research on the design automation of the test generation for logic circuits at Hitachi Research Laboratory. He is a member of the IEEE; I.E.I.C.E.; Information Processing Society of Japan; and the Operations Research Society of Japan","Members Hitachi Research Laboratory, Hitachi, Ltd., Hitachi, Japan 319","the Operations Research Society of Japan","I.E.I.C.E","Kazumi Hatayama received a B.E., an M.E. and a Ph.D. in Applied Mathematics and Physics from Kyoto University in 1976, 1978 and 1982, respectively. He joined Hitachi, Ltd. in 1982, and since then he has been engaged in research on the design automation of the test generation for logic circuits at Hitachi Research Laboratory. He is a member of the IEEE","Information Processing Society of Japan"],"affiliations":[{"raw_affiliation_string":"Kazumi Hatayama received a B.E., an M.E. and a Ph.D. in Applied Mathematics and Physics from Kyoto University in 1976, 1978 and 1982, respectively. He joined Hitachi, Ltd. in 1982, and since then he has been engaged in research on the design automation of the test generation for logic circuits at Hitachi Research Laboratory. He is a member of the IEEE; I.E.I.C.E.; Information Processing Society of Japan; and the Operations Research Society of Japan","institution_ids":[]},{"raw_affiliation_string":"Members Hitachi Research Laboratory, Hitachi, Ltd., Hitachi, Japan 319","institution_ids":["https://openalex.org/I65143321"]},{"raw_affiliation_string":"the Operations Research Society of Japan","institution_ids":[]},{"raw_affiliation_string":"I.E.I.C.E","institution_ids":[]},{"raw_affiliation_string":"Kazumi Hatayama received a B.E., an M.E. and a Ph.D. in Applied Mathematics and Physics from Kyoto University in 1976, 1978 and 1982, respectively. He joined Hitachi, Ltd. in 1982, and since then he has been engaged in research on the design automation of the test generation for logic circuits at Hitachi Research Laboratory. He is a member of the IEEE","institution_ids":["https://openalex.org/I4210137426"]},{"raw_affiliation_string":"Information Processing Society of Japan","institution_ids":["https://openalex.org/I4387930200"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111546342","display_name":"Terumine Hayashi","orcid":null},"institutions":[{"id":"https://openalex.org/I4387930200","display_name":"Information Processing Society of Japan","ror":"https://ror.org/02v970d04","country_code":null,"type":"nonprofit","lineage":["https://openalex.org/I4387930200"]},{"id":"https://openalex.org/I178574317","display_name":"Mie University","ror":"https://ror.org/01529vy56","country_code":"JP","type":"education","lineage":["https://openalex.org/I178574317"]},{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Terumine Hayashi","raw_affiliation_strings":["Member Hitachi Research Laboratory, Hitachi, Ltd., Hitachi, Japan 319","Terumine Hayashi received a B.E., an M.E. and a Ph.D in Electrical Engineering from Nagoya University, Japan, in 1969, 1971 and 1987, respectively. He joined Hitachi, Ltd, in 1971 and engaged in research on the design automation for LSI at Hitachi Research Laboratory until April 1993. He is currently a Professor at Mie University. He has been engaged in research on the design automation for LSI. He is a member of the IEEE; I.E.I.C.E.; and the Information Processing Society of Japan","Terumine Hayashi received a B.E., an M.E. and a Ph.D in Electrical Engineering from Nagoya University, Japan, in 1969, 1971 and 1987, respectively. He joined Hitachi, Ltd, in 1971 and engaged in research on the design automation for LSI at Hitachi Research Laboratory until April 1993. He is currently a Professor at Mie University. He has been engaged in research on the design automation for LSI. He is a member of the IEEE","the Information Processing Society of Japan","I.E.I.C.E"],"affiliations":[{"raw_affiliation_string":"Member Hitachi Research Laboratory, Hitachi, Ltd., Hitachi, Japan 319","institution_ids":["https://openalex.org/I65143321"]},{"raw_affiliation_string":"Terumine Hayashi received a B.E., an M.E. and a Ph.D in Electrical Engineering from Nagoya University, Japan, in 1969, 1971 and 1987, respectively. He joined Hitachi, Ltd, in 1971 and engaged in research on the design automation for LSI at Hitachi Research Laboratory until April 1993. He is currently a Professor at Mie University. He has been engaged in research on the design automation for LSI. He is a member of the IEEE; I.E.I.C.E.; and the Information Processing Society of Japan","institution_ids":[]},{"raw_affiliation_string":"Terumine Hayashi received a B.E., an M.E. and a Ph.D in Electrical Engineering from Nagoya University, Japan, in 1969, 1971 and 1987, respectively. He joined Hitachi, Ltd, in 1971 and engaged in research on the design automation for LSI at Hitachi Research Laboratory until April 1993. He is currently a Professor at Mie University. He has been engaged in research on the design automation for LSI. He is a member of the IEEE","institution_ids":["https://openalex.org/I65143321","https://openalex.org/I178574317"]},{"raw_affiliation_string":"the Information Processing Society of Japan","institution_ids":["https://openalex.org/I4387930200"]},{"raw_affiliation_string":"I.E.I.C.E","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5112699456"],"corresponding_institution_ids":["https://openalex.org/I65143321"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13978495,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"24","issue":"9","first_page":"64","last_page":"75"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7444031238555908},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7142930030822754},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7127924561500549},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.7006710767745972},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5974094867706299},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5740818381309509},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5552960634231567},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5226742625236511},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.5094130635261536},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.5071606636047363},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5004053115844727},{"id":"https://openalex.org/keywords/sequence","display_name":"Sequence (biology)","score":0.46781396865844727},{"id":"https://openalex.org/keywords/convergence","display_name":"Convergence (economics)","score":0.461712121963501},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.25726765394210815},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.24782010912895203},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.14216208457946777},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.13224291801452637},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08051595091819763}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7444031238555908},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7142930030822754},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7127924561500549},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.7006710767745972},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5974094867706299},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5740818381309509},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5552960634231567},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5226742625236511},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.5094130635261536},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.5071606636047363},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5004053115844727},{"id":"https://openalex.org/C2778112365","wikidata":"https://www.wikidata.org/wiki/Q3511065","display_name":"Sequence (biology)","level":2,"score":0.46781396865844727},{"id":"https://openalex.org/C2777303404","wikidata":"https://www.wikidata.org/wiki/Q759757","display_name":"Convergence (economics)","level":2,"score":0.461712121963501},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.25726765394210815},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.24782010912895203},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.14216208457946777},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13224291801452637},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08051595091819763},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/scj.4690240907","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690240907","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2079866295","https://openalex.org/W2101381363","https://openalex.org/W2122837902","https://openalex.org/W2149107969","https://openalex.org/W2152406824","https://openalex.org/W2162475422","https://openalex.org/W4230662271"],"related_works":["https://openalex.org/W2340957901","https://openalex.org/W2364150359","https://openalex.org/W4256030018","https://openalex.org/W2075356617","https://openalex.org/W2147400189","https://openalex.org/W2118952760","https://openalex.org/W2157726388","https://openalex.org/W3147038789","https://openalex.org/W2157154381","https://openalex.org/W4253743993"],"abstract_inverted_index":{"Abstract":[0],"This":[1,21],"paper":[2],"presents":[3],"a":[4,13,24,38,47,60,66,70,73],"test":[5,48,67,86,92,131],"generation":[6],"method":[7,22,127],"using":[8],"an":[9,34,43],"optimization":[10],"technique":[11],"for":[12,29,37,69,78,115,128],"single":[14],"stuck\u2010at":[15],"fault":[16,40,71],"in":[17],"synchronous":[18],"sequential":[19,61,119,129],"circuits.":[20],"utilizes":[23],"new":[25],"real":[26],"number":[27],"simulation":[28],"defining":[30],"the":[31,52,84,88,96,108,122,125],"cost":[32],"of":[33,75,90,110,124],"input":[35,44,53,76],"pattern":[36,45,49,68],"given":[39],"and":[41],"leads":[42],"to":[46,55,106],"by":[50],"changing":[51],"repeatedly":[54],"minimize":[56],"its":[57],"cost.":[58],"Since":[59],"circuit":[62,130],"has":[63],"internal":[64],"states,":[65],"is":[72,104],"sequence":[74],"vectors":[77],"several":[79],"time":[80,102],"frames.":[81],"For":[82],"generating":[83],"whole":[85],"pattern,":[87],"concept":[89],"forward":[91],"generation,":[93],"which":[94],"performs":[95],"convergence":[97],"calculation":[98],"process":[99],"at":[100],"multiple":[101],"frames,":[103],"introduced":[105],"avoid":[107],"problem":[109],"local":[111],"optimum.":[112],"Experimental":[113],"results":[114],"ISCAS":[116],"'89":[117],"benchmark":[118],"circuits":[120],"show":[121],"effectiveness":[123],"proposed":[126],"generation.":[132]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}