{"id":"https://openalex.org/W2049232527","doi":"https://doi.org/10.1002/scj.4690240707","title":"Architecture of highly parallel ap1000 computer","display_name":"Architecture of highly parallel ap1000 computer","publication_year":1993,"publication_date":"1993-01-01","ids":{"openalex":"https://openalex.org/W2049232527","doi":"https://doi.org/10.1002/scj.4690240707","mag":"2049232527"},"language":"en","primary_location":{"id":"doi:10.1002/scj.4690240707","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690240707","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046169821","display_name":"Hiroaki Ishihata","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Hiroaki Ishihata","raw_affiliation_strings":["Fujitsu Laboratories Ltd., Kawasaki, Japan 211","Hiroaki Ishihata received a B.S. in Electrical Engineering from Waseda University in 1980 and joined Fujitsu Laboratories, Ltd. He is currently engaged in research on parallel computers"],"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories Ltd., Kawasaki, Japan 211","institution_ids":["https://openalex.org/I2252096349"]},{"raw_affiliation_string":"Hiroaki Ishihata received a B.S. in Electrical Engineering from Waseda University in 1980 and joined Fujitsu Laboratories, Ltd. He is currently engaged in research on parallel computers","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026912786","display_name":"Toshiyuki Shimizu","orcid":"https://orcid.org/0000-0003-1677-2366"},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshiyuki Shimizu","raw_affiliation_strings":["Fujitsu Laboratories Ltd., Kawasaki, Japan 211","Satoshi Inano graduated from Osaka Prefectural Ibaragi Technical High School in 1980 and joined Fujitsu Ltd. He is currently engaged in research on parallel computers at Fujitsu Laboratories, Ltd"],"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories Ltd., Kawasaki, Japan 211","institution_ids":["https://openalex.org/I2252096349"]},{"raw_affiliation_string":"Satoshi Inano graduated from Osaka Prefectural Ibaragi Technical High School in 1980 and joined Fujitsu Ltd. He is currently engaged in research on parallel computers at Fujitsu Laboratories, Ltd","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087397714","display_name":"Morio Ikesaka","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Morio Ikesaka","raw_affiliation_strings":["Fujitsu Laboratories Ltd., Kawasaki, Japan 211","Morio Ikesaka received a B.S. and an M.S. in Mathematical Engineering from Kyoto University in 1978 and 1980, repectively. He joined Fujitsu Laboratories, Ltd. in 1986. His research interests are in parallel computers","Takeshi Horie received a B.S. and an M.S. in Electrical Engineering from the University of Tokyo in 1984 and 1986, respectively, and joined Fujitsu Laboratories, Ltd. He is currently engaged in research on parallel computers"],"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories Ltd., Kawasaki, Japan 211","institution_ids":["https://openalex.org/I2252096349"]},{"raw_affiliation_string":"Morio Ikesaka received a B.S. and an M.S. in Mathematical Engineering from Kyoto University in 1978 and 1980, repectively. He joined Fujitsu Laboratories, Ltd. in 1986. His research interests are in parallel computers","institution_ids":[]},{"raw_affiliation_string":"Takeshi Horie received a B.S. and an M.S. in Electrical Engineering from the University of Tokyo in 1984 and 1986, respectively, and joined Fujitsu Laboratories, Ltd. He is currently engaged in research on parallel computers","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011087379","display_name":"Satoshi Inano","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Satoshi Inano","raw_affiliation_strings":["Fujitsu Laboratories Ltd., Kawasaki, Japan 211","Toshiyuki Shimizu received a B.S. in Electrical Physics Engineering from Tokyo Institute of Technology in 1986 and an M.S. in Computer Science from Tokyo Institute of Technology in 1988. He then joined Fujitsu Laboratories, Ltd. He is currently engaged in research on parallel computers"],"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories Ltd., Kawasaki, Japan 211","institution_ids":["https://openalex.org/I2252096349"]},{"raw_affiliation_string":"Toshiyuki Shimizu received a B.S. in Electrical Physics Engineering from Tokyo Institute of Technology in 1986 and an M.S. in Computer Science from Tokyo Institute of Technology in 1988. He then joined Fujitsu Laboratories, Ltd. He is currently engaged in research on parallel computers","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087397714","display_name":"Morio Ikesaka","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Morio Ikesaka","raw_affiliation_strings":["Fujitsu Laboratories Ltd., Kawasaki, Japan 211","Morio Ikesaka received a B.S. and an M.S. in Mathematical Engineering from Kyoto University in 1978 and 1980, repectively. He joined Fujitsu Laboratories, Ltd. in 1986. His research interests are in parallel computers","Takeshi Horie received a B.S. and an M.S. in Electrical Engineering from the University of Tokyo in 1984 and 1986, respectively, and joined Fujitsu Laboratories, Ltd. He is currently engaged in research on parallel computers"],"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories Ltd., Kawasaki, Japan 211","institution_ids":["https://openalex.org/I2252096349"]},{"raw_affiliation_string":"Morio Ikesaka received a B.S. and an M.S. in Mathematical Engineering from Kyoto University in 1978 and 1980, repectively. He joined Fujitsu Laboratories, Ltd. in 1986. His research interests are in parallel computers","institution_ids":[]},{"raw_affiliation_string":"Takeshi Horie received a B.S. and an M.S. in Electrical Engineering from the University of Tokyo in 1984 and 1986, respectively, and joined Fujitsu Laboratories, Ltd. He is currently engaged in research on parallel computers","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5046169821"],"corresponding_institution_ids":["https://openalex.org/I2252096349"],"apc_list":null,"apc_paid":null,"fwci":0.9222,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.78530819,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"24","issue":"7","first_page":"69","last_page":"77"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8605958223342896},{"id":"https://openalex.org/keywords/message-passing","display_name":"Message passing","score":0.7590929269790649},{"id":"https://openalex.org/keywords/interrupt","display_name":"Interrupt","score":0.6898820996284485},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6668407320976257},{"id":"https://openalex.org/keywords/message-broker","display_name":"Message broker","score":0.5820537805557251},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5558286905288696},{"id":"https://openalex.org/keywords/broadcasting","display_name":"Broadcasting (networking)","score":0.5369173884391785},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5067608952522278},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.49243244528770447},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3434980511665344},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2052071988582611},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13896095752716064}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8605958223342896},{"id":"https://openalex.org/C854659","wikidata":"https://www.wikidata.org/wiki/Q1859284","display_name":"Message passing","level":2,"score":0.7590929269790649},{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.6898820996284485},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6668407320976257},{"id":"https://openalex.org/C179733262","wikidata":"https://www.wikidata.org/wiki/Q6821765","display_name":"Message broker","level":2,"score":0.5820537805557251},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5558286905288696},{"id":"https://openalex.org/C110157686","wikidata":"https://www.wikidata.org/wiki/Q922122","display_name":"Broadcasting (networking)","level":2,"score":0.5369173884391785},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5067608952522278},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.49243244528770447},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3434980511665344},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2052071988582611},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13896095752716064},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/scj.4690240707","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690240707","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W41053723","https://openalex.org/W99923757","https://openalex.org/W1964602554","https://openalex.org/W1994885630","https://openalex.org/W2026686860","https://openalex.org/W2078637295","https://openalex.org/W2154323564","https://openalex.org/W2164687688","https://openalex.org/W2165021839","https://openalex.org/W3033217287"],"related_works":["https://openalex.org/W2097391334","https://openalex.org/W2347462420","https://openalex.org/W1514054908","https://openalex.org/W3081551578","https://openalex.org/W2357192602","https://openalex.org/W1984516971","https://openalex.org/W2510374584","https://openalex.org/W1902983110","https://openalex.org/W2390507337","https://openalex.org/W1556686321"],"abstract_inverted_index":{"Abstract":[0],"This":[1],"paper":[2],"describes":[3],"the":[4,8,33,48,56],"architectural":[5],"features":[6],"of":[7,50,103],"AP1000":[9,113],"message\u2010passing":[10,31,65,99],"computer.":[11],"The":[12,112],"architecture":[13],"is":[14,38,60],"designed":[15],"to":[16,67,133],"speed":[17,134],"up":[18,135],"barrier":[19,85,124],"synchronization,":[20],"data":[21,80,128],"distribution":[22,81,129],"and":[23,26,44,82,84,119,127,130],"collection,":[24,83],"broadcasting,":[25,79],"message":[27,45,75,120],"handling.":[28],"In":[29],"recent":[30],"computers,":[32],"most":[34],"significant":[35],"communication":[36,117],"overhead":[37],"that":[39],"associated":[40],"with":[41],"interrupt":[42],"processing":[43],"assembly/disassembly,":[46],"because":[47,101],"adoption":[49],"new":[51],"routing":[52],"schemes":[53],"has":[54,114],"reduced":[55],"network":[57,71],"latency.":[58,77],"It":[59],"important":[61],"for":[62],"a":[63],"fast":[64,123],"computer":[66],"reduce":[68],"not":[69],"only":[70],"latency":[72],"but":[73],"also":[74],"handling":[76,121],"Although":[78],"synchronization":[86,125],"are":[87],"necessary":[88],"functions":[89,94,105],"in":[90,97],"many":[91,109],"applications,":[92],"these":[93,104],"were":[95,106],"slow":[96],"prior":[98],"computers":[100],"each":[102],"simulated":[107],"by":[108],"one\u2010to\u2010one":[110],"communications.":[111],"three":[115],"independent":[116],"networks":[118],"hardwares,":[122],"capabilities,":[126],"collection":[131],"hardware":[132],"those":[136],"functions.":[137]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}