{"id":"https://openalex.org/W2118598208","doi":"https://doi.org/10.1002/scj.4690220804","title":"Performance analysis of multiprocessor systems with bus architecture","display_name":"Performance analysis of multiprocessor systems with bus architecture","publication_year":1991,"publication_date":"1991-01-01","ids":{"openalex":"https://openalex.org/W2118598208","doi":"https://doi.org/10.1002/scj.4690220804","mag":"2118598208"},"language":"en","primary_location":{"id":"doi:10.1002/scj.4690220804","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690220804","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111911038","display_name":"Toshio Matsunaga","orcid":null},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Toshio Matsunaga","raw_affiliation_strings":["NTT Communications and Information Processing Laboratories, Yokosuka, Japan 238-03","Toshio Matsunaga received a B.Eng.degree in electrical engineering in 1965 from the University of Tohoku, Sendai,Japan.In 1965 he was a researcher at NTT Musashino Electric Communication Laboratories. Currently ,he is Executive Manager in the Research Planning Department at NTT Communication and Information Processing Laboratories. His research interests include system architecture,connectivity of system elemonts and processor architecture"],"affiliations":[{"raw_affiliation_string":"NTT Communications and Information Processing Laboratories, Yokosuka, Japan 238-03","institution_ids":["https://openalex.org/I2251713219"]},{"raw_affiliation_string":"Toshio Matsunaga received a B.Eng.degree in electrical engineering in 1965 from the University of Tohoku, Sendai,Japan.In 1965 he was a researcher at NTT Musashino Electric Communication Laboratories. Currently ,he is Executive Manager in the Research Planning Department at NTT Communication and Information Processing Laboratories. His research interests include system architecture,connectivity of system elemonts and processor architecture","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000271409","display_name":"Yoshimi Fukumura","orcid":null},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshimi Fukumura","raw_affiliation_strings":["NTT Communication Switching Laboratories, Musashino, Japan 180","Yoshimi Fukumura received a B.Eng.degree in electric engineering in 1973 from the University of Kyoto,Kyoto,Japan.Since 1973,he has been a researcher at NTT Yokosuka Electric Communication Laboratories.Currnetly , he is Senior Research Engineer,Supervisor,in the Communication and Information System Laboratory. His research interests include multiprocessor system architecture and directory system architecture"],"affiliations":[{"raw_affiliation_string":"NTT Communication Switching Laboratories, Musashino, Japan 180","institution_ids":["https://openalex.org/I2251713219"]},{"raw_affiliation_string":"Yoshimi Fukumura received a B.Eng.degree in electric engineering in 1973 from the University of Kyoto,Kyoto,Japan.Since 1973,he has been a researcher at NTT Yokosuka Electric Communication Laboratories.Currnetly , he is Senior Research Engineer,Supervisor,in the Communication and Information System Laboratory. His research interests include multiprocessor system architecture and directory system architecture","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5111911038"],"corresponding_institution_ids":["https://openalex.org/I2251713219"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21645338,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"22","issue":"8","first_page":"39","last_page":"47"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.8649221658706665},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8262826204299927},{"id":"https://openalex.org/keywords/queueing-theory","display_name":"Queueing theory","score":0.6031829118728638},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4789424538612366},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.43077442049980164},{"id":"https://openalex.org/keywords/systems-architecture","display_name":"Systems architecture","score":0.4251523017883301},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42078205943107605},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40895983576774597},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3945738673210144},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19092398881912231},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11822780966758728}],"concepts":[{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.8649221658706665},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8262826204299927},{"id":"https://openalex.org/C22684755","wikidata":"https://www.wikidata.org/wiki/Q847526","display_name":"Queueing theory","level":2,"score":0.6031829118728638},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4789424538612366},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.43077442049980164},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.4251523017883301},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42078205943107605},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40895983576774597},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3945738673210144},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19092398881912231},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11822780966758728},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/scj.4690220804","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690220804","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1965241786","https://openalex.org/W2071638418","https://openalex.org/W2091736115","https://openalex.org/W2106626405"],"related_works":["https://openalex.org/W1980880150","https://openalex.org/W325986762","https://openalex.org/W1809394610","https://openalex.org/W2123607806","https://openalex.org/W2159088946","https://openalex.org/W2092845486","https://openalex.org/W2509294597","https://openalex.org/W2148915962","https://openalex.org/W4237297230","https://openalex.org/W1487480684"],"abstract_inverted_index":{"Abstract":[0],"The":[1,12],"performance":[2,29,61,95],"of":[3,20,30,43,90],"bus\u2010architecture":[4],"multiprocessor":[5],"systems":[6,23],"is":[7,14,62,78,96],"discussed":[8],"in":[9],"this":[10],"paper.":[11],"goal":[13],"to":[15],"clarify":[16],"the":[17,26,41,69,73,82,88],"effective":[18],"organizations":[19],"future":[21],"computer":[22],"by":[24],"analyzing":[25],"total":[27],"system":[28,60,94],"tightly":[31],"coupled":[32,37],"multiprocessors":[33,38],"(TCMP)":[34],"and":[35,46,54,59,72],"loosely":[36],"(LCMP).":[39],"For":[40],"purpose":[42],"comparing":[44],"TCMP":[45,70],"LCMP":[47,83],"designs,":[48],"queueing":[49],"models":[50],"for":[51],"hardware":[52],"processing":[53,56],"software":[55],"are":[57,85],"introduced":[58],"evaluated.":[63],"As":[64],"a":[65],"result,":[66],"limitations":[67],"on":[68,93],"model":[71,84],"conditions":[74],"under":[75],"which":[76],"it":[77],"more":[79],"profitable":[80],"than":[81],"shown.":[86],"Further,":[87],"influence":[89],"multimedia":[91],"communication":[92],"indicated.":[97]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}