{"id":"https://openalex.org/W2025647113","doi":"https://doi.org/10.1002/scj.4690220703","title":"Access methods of a two\u2010dimensional access memory by two\u2010dimensional inverse omega network","display_name":"Access methods of a two\u2010dimensional access memory by two\u2010dimensional inverse omega network","publication_year":1991,"publication_date":"1991-01-01","ids":{"openalex":"https://openalex.org/W2025647113","doi":"https://doi.org/10.1002/scj.4690220703","mag":"2025647113"},"language":"en","primary_location":{"id":"doi:10.1002/scj.4690220703","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690220703","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087932160","display_name":"Takeshi Kumagai","orcid":"https://orcid.org/0000-0001-6387-0554"},"institutions":[{"id":"https://openalex.org/I60134161","display_name":"Nagoya University","ror":"https://ror.org/04chrp450","country_code":"JP","type":"education","lineage":["https://openalex.org/I60134161"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Takeshi Kumagai","raw_affiliation_strings":["Education Center for Information Processing, Nagoya University, Nagoya, Japan 464-01","Education Center for Information Processing, Nagoya University, Nagoya, Japan 464\u201001"],"affiliations":[{"raw_affiliation_string":"Education Center for Information Processing, Nagoya University, Nagoya, Japan 464-01","institution_ids":["https://openalex.org/I60134161"]},{"raw_affiliation_string":"Education Center for Information Processing, Nagoya University, Nagoya, Japan 464\u201001","institution_ids":["https://openalex.org/I60134161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021773591","display_name":"Naoto Sugai","orcid":null},"institutions":[{"id":"https://openalex.org/I207399273","display_name":"Utsunomiya University","ror":"https://ror.org/05bx1gz93","country_code":"JP","type":"education","lineage":["https://openalex.org/I207399273"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Naoto Sugai","raw_affiliation_strings":["Faculty of Engineering, Utsunomiya University, Utsunomiya, Japan 321"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Utsunomiya University, Utsunomiya, Japan 321","institution_ids":["https://openalex.org/I207399273"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016671125","display_name":"Masayuki Takakuwa","orcid":null},"institutions":[{"id":"https://openalex.org/I207399273","display_name":"Utsunomiya University","ror":"https://ror.org/05bx1gz93","country_code":"JP","type":"education","lineage":["https://openalex.org/I207399273"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masayuki Takakuwa","raw_affiliation_strings":["Faculty of Engineering, Utsunomiya University, Utsunomiya, Japan 321"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Utsunomiya University, Utsunomiya, Japan 321","institution_ids":["https://openalex.org/I207399273"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5087932160"],"corresponding_institution_ids":["https://openalex.org/I60134161"],"apc_list":null,"apc_paid":null,"fwci":0.8838,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.74118709,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"22","issue":"7","first_page":"22","last_page":"31"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12784","display_name":"Modular Robots and Swarm Intelligence","score":0.9854000210762024,"subfield":{"id":"https://openalex.org/subfields/2210","display_name":"Mechanical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12784","display_name":"Modular Robots and Swarm Intelligence","score":0.9854000210762024,"subfield":{"id":"https://openalex.org/subfields/2210","display_name":"Mechanical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11737","display_name":"Advanced Materials and Mechanics","score":0.9315000176429749,"subfield":{"id":"https://openalex.org/subfields/2210","display_name":"Mechanical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9239000082015991,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7588373422622681},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6626798510551453},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.6344778537750244},{"id":"https://openalex.org/keywords/processor-array","display_name":"Processor array","score":0.5984045267105103},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5877212882041931},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.5229988098144531},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5191066265106201},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.4802594482898712},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.47461095452308655},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4646576941013336},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.45290642976760864},{"id":"https://openalex.org/keywords/parallel-array","display_name":"Parallel array","score":0.44026362895965576},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4337582290172577},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.43049803376197815},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4200177788734436},{"id":"https://openalex.org/keywords/array-data-structure","display_name":"Array data structure","score":0.4190186858177185},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.4113115072250366},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.384718656539917},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.363524854183197},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09734004735946655}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7588373422622681},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6626798510551453},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.6344778537750244},{"id":"https://openalex.org/C2776189500","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Processor array","level":2,"score":0.5984045267105103},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5877212882041931},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.5229988098144531},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5191066265106201},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.4802594482898712},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.47461095452308655},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4646576941013336},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.45290642976760864},{"id":"https://openalex.org/C204593548","wikidata":"https://www.wikidata.org/wiki/Q4344917","display_name":"Parallel array","level":2,"score":0.44026362895965576},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4337582290172577},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.43049803376197815},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4200177788734436},{"id":"https://openalex.org/C146064661","wikidata":"https://www.wikidata.org/wiki/Q186152","display_name":"Array data structure","level":2,"score":0.4190186858177185},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.4113115072250366},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.384718656539917},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.363524854183197},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09734004735946655},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/scj.4690220703","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690220703","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W65238531","https://openalex.org/W214899235","https://openalex.org/W1785640384","https://openalex.org/W1975071764","https://openalex.org/W1977284748","https://openalex.org/W2077183516","https://openalex.org/W2084289825","https://openalex.org/W6669749808"],"related_works":["https://openalex.org/W2338333993","https://openalex.org/W4307114811","https://openalex.org/W2023237626","https://openalex.org/W4286587386","https://openalex.org/W2129360402","https://openalex.org/W2092360205","https://openalex.org/W2293212274","https://openalex.org/W1993084860","https://openalex.org/W2004705997","https://openalex.org/W2025647113"],"abstract_inverted_index":{"Abstract":[0],"This":[1,81],"paper":[2,82],"discusses":[3],"an":[4],"organization":[5],"of":[6,15,29,39,51,72,97,144],"a":[7,16,30,35,43,48,58,67,84,95,109,126],"parallel":[8,64,68,106,142],"memory,":[9],"in":[10,77,91,136],"which":[11,33],"any":[12],"local":[13,63,141],"area":[14],"two\u2010dimensional":[17],"(2\u2010D)":[18],"array":[19,37,50,61,75,90,103],"can":[20,122],"be":[21,123],"accessed.":[22],"The":[23],"proposed":[24,131],"memory":[25,31,40,79,93,102,132],"system":[26,133],"is":[27,34,55,117,134],"composed":[28,38],"array,":[32],"2\u2010D":[36,44,49,59,74,89,145],"modules":[41],"and":[42,108,129],"interconnection":[45,114],"network":[46],"with":[47,57],"input/output":[52],"terminals.":[53],"It":[54,116],"used":[56],"processor":[60],"for":[62,100,112],"processing,":[65],"realizing":[66],"access":[69],"to":[70,86,104],"sub\u2010arrays":[71],"the":[73,78,88,92,101,113,130,137,140],"stored":[76],"array.":[80],"describes":[83],"method":[85,96,111],"store":[87],"system,":[94],"address":[98],"generation":[99],"perform":[105],"access,":[107],"control":[110],"network.":[115],"shown":[118],"that":[119],"those":[120],"ideas":[121],"realized":[124],"by":[125],"simple":[127],"hardware,":[128],"useful":[135],"computer":[138],"executing":[139],"processing":[143],"arrays.":[146]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}