{"id":"https://openalex.org/W2078421700","doi":"https://doi.org/10.1002/scj.4690220404","title":"A hypercube design on wafer\u2010scale integration","display_name":"A hypercube design on wafer\u2010scale integration","publication_year":1991,"publication_date":"1991-01-01","ids":{"openalex":"https://openalex.org/W2078421700","doi":"https://doi.org/10.1002/scj.4690220404","mag":"2078421700"},"language":"en","primary_location":{"id":"doi:10.1002/scj.4690220404","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690220404","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086631599","display_name":"Hideo Ito","orcid":null},"institutions":[{"id":"https://openalex.org/I159385669","display_name":"Chiba University","ror":"https://ror.org/01hjzeq58","country_code":"JP","type":"education","lineage":["https://openalex.org/I159385669"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hideo Ito","raw_affiliation_strings":["Faculty of Engineering, Chiba University, Chiba, Japan 260"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Chiba University, Chiba, Japan 260","institution_ids":["https://openalex.org/I159385669"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109289293","display_name":"Nobuyuki Suzuki","orcid":null},"institutions":[{"id":"https://openalex.org/I159385669","display_name":"Chiba University","ror":"https://ror.org/01hjzeq58","country_code":"JP","type":"education","lineage":["https://openalex.org/I159385669"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nobuyuki Suzuki","raw_affiliation_strings":["Faculty of Engineering, Chiba University, Chiba, Japan 260"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Chiba University, Chiba, Japan 260","institution_ids":["https://openalex.org/I159385669"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I159385669"],"apc_list":null,"apc_paid":null,"fwci":0.9461,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.79172837,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"22","issue":"4","first_page":"29","last_page":"40"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/hypercube","display_name":"Hypercube","score":0.7232997417449951},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.6993218064308167},{"id":"https://openalex.org/keywords/fabrication","display_name":"Fabrication","score":0.598927915096283},{"id":"https://openalex.org/keywords/wafer-fabrication","display_name":"Wafer fabrication","score":0.5898621678352356},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5599551796913147},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.543465793132782},{"id":"https://openalex.org/keywords/planar","display_name":"Planar","score":0.5411083698272705},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4641038179397583},{"id":"https://openalex.org/keywords/network-structure","display_name":"Network structure","score":0.4310223162174225},{"id":"https://openalex.org/keywords/wafer-scale-integration","display_name":"Wafer-scale integration","score":0.4170233905315399},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.37241649627685547},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3558374345302582},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.34020620584487915},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.2219352424144745},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.2003825306892395},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19380900263786316},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16552698612213135},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16531288623809814},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.14689520001411438},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13556718826293945}],"concepts":[{"id":"https://openalex.org/C50820777","wikidata":"https://www.wikidata.org/wiki/Q213723","display_name":"Hypercube","level":2,"score":0.7232997417449951},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.6993218064308167},{"id":"https://openalex.org/C136525101","wikidata":"https://www.wikidata.org/wiki/Q5428139","display_name":"Fabrication","level":3,"score":0.598927915096283},{"id":"https://openalex.org/C35750839","wikidata":"https://www.wikidata.org/wiki/Q7959421","display_name":"Wafer fabrication","level":3,"score":0.5898621678352356},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5599551796913147},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.543465793132782},{"id":"https://openalex.org/C134786449","wikidata":"https://www.wikidata.org/wiki/Q3391255","display_name":"Planar","level":2,"score":0.5411083698272705},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4641038179397583},{"id":"https://openalex.org/C2988224531","wikidata":"https://www.wikidata.org/wiki/Q20830730","display_name":"Network structure","level":2,"score":0.4310223162174225},{"id":"https://openalex.org/C2778638305","wikidata":"https://www.wikidata.org/wiki/Q7406100","display_name":"Wafer-scale integration","level":3,"score":0.4170233905315399},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.37241649627685547},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3558374345302582},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.34020620584487915},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2219352424144745},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2003825306892395},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19380900263786316},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16552698612213135},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16531288623809814},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.14689520001411438},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13556718826293945},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/scj.4690220404","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690220404","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W632691129","https://openalex.org/W655318664","https://openalex.org/W1569367041","https://openalex.org/W1964994619","https://openalex.org/W1973944418","https://openalex.org/W1982740694","https://openalex.org/W2046826146","https://openalex.org/W2047565880","https://openalex.org/W2113113620","https://openalex.org/W2498731214","https://openalex.org/W3100232961","https://openalex.org/W3203143386","https://openalex.org/W4255308777"],"related_works":["https://openalex.org/W2127827962","https://openalex.org/W1678938885","https://openalex.org/W4231348436","https://openalex.org/W2100189493","https://openalex.org/W2072989701","https://openalex.org/W2152760313","https://openalex.org/W4210467861","https://openalex.org/W2041286078","https://openalex.org/W2741191707","https://openalex.org/W2084657641"],"abstract_inverted_index":{"Abstract":[0],"This":[1],"paper":[2,125],"proposes":[3],"a":[4,19,54,62,170,191],"hypercube":[5],"network":[6,20,76,115,136],"(HC)":[7],"design":[8],"on":[9,61,78,116],"the":[10,26,40,47,74,79,87,91,95,101,104,111,114,134,145,162,175,200,209,218],"wafer\u2010scale":[11],"LSI":[12,43],"(WSI).":[13],"HC":[14,37,119,148,168],"is":[15,23,50,59,108,120,131,153,159,177,221],"considered":[16],"interesting":[17],"as":[18,46,133,169],"structure,":[21,172],"which":[22],"suited":[24,193],"to":[25,71,85,165,179,194],"general":[27],"or":[28],"dedicated":[29],"parallel":[30,56],"processing":[31,57],"machine.":[32],"There":[33],"also":[34,220],"exist":[35],"commercial":[36],"machines.":[38],"With":[39],"development":[41],"of":[42,100,113],"fabrication":[44,96],"technologies":[45],"background,":[48],"WSI":[49,68],"now":[51],"feasible":[52],"where":[53],"large\u2010scale":[55],"system":[58],"installed":[60],"wafer.":[63],"The":[64],"major":[65],"problems":[66],"in":[67,73,94,110,190,206],"are":[69,198],"how":[70,84],"build":[72],"required":[75],"structure":[77,81,107,176,192,201,210],"planar":[80],"wafer,":[82],"and":[83,118,138,173,186,208],"improve":[86],"yield":[88,219],"by":[89,139,161,182],"avoiding":[90],"defects":[92],"generated":[93],"process.":[97],"In":[98,123,155],"most":[99],"past":[102],"studies,":[103],"array":[105],"(lattice)":[106],"employed":[109],"realization":[112],"WSI,":[117],"seldom":[121],"employed.":[122],"this":[124],"sub\u2010HC":[126],"with":[127,149,202],"2":[128,141,150],"P":[129],"PEs":[130,152],"constructed":[132,160],"row":[135],"(RN);":[137],"connecting":[140],"d\u2010p":[142],"RNs":[143],"along":[144],"column":[146],"direction,":[147],"d":[151],"constructed.":[154],"other":[156],"words,":[157],"RN":[158,207],"Diogenes":[163],"method":[164],"compose":[166],"an":[167],"one\u2010dimensional":[171],"then":[174],"extended":[178],"two":[180],"dimensions":[181],"adding":[183],"new":[184],"switches":[185],"bus":[187],"structures,":[188],"resulting":[189],"WSI.":[195],"Two":[196],"structures":[197],"considered:":[199],"redundant":[203,212],"PE":[204],"only":[205],"containing":[211],"RNs.":[213],"A":[214],"rough":[215],"evaluation":[216],"for":[217],"presented.":[222]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}