{"id":"https://openalex.org/W2086860290","doi":"https://doi.org/10.1002/scj.4690201203","title":"Design of a Multiple\u2010Valued Associative Memory","display_name":"Design of a Multiple\u2010Valued Associative Memory","publication_year":1989,"publication_date":"1989-01-01","ids":{"openalex":"https://openalex.org/W2086860290","doi":"https://doi.org/10.1002/scj.4690201203","mag":"2086860290"},"language":"en","primary_location":{"id":"doi:10.1002/scj.4690201203","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690201203","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062434040","display_name":"Takahiro Hanyu","orcid":"https://orcid.org/0000-0002-4397-8290"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Takahiro Hanyu","raw_affiliation_strings":["Faculty of Engineering, Tohoku University, Sendai, Japan 980","Takahiro Hanyu graduated in 1984 from the Dept. Electronic Eng., Fac. Eng., Tohoku University, and obtained a Master's degree from there in 1986. He is presently in the doctoral program at Tohoku University where he is engaged in research on multiple-valued information processing system and its applications. He received the Paper Award from Int. Symp. Multiple-Valued Logic in 1985 and 1987 (IEEE Computer Soc.), and the 11th Niwa Award in 1988"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Tohoku University, Sendai, Japan 980","institution_ids":["https://openalex.org/I201537933"]},{"raw_affiliation_string":"Takahiro Hanyu graduated in 1984 from the Dept. Electronic Eng., Fac. Eng., Tohoku University, and obtained a Master's degree from there in 1986. He is presently in the doctoral program at Tohoku University where he is engaged in research on multiple-valued information processing system and its applications. He received the Paper Award from Int. Symp. Multiple-Valued Logic in 1985 and 1987 (IEEE Computer Soc.), and the 11th Niwa Award in 1988","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102183498","display_name":"Tatsuo Higuchi","orcid":null},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tatsuo Higuchi","raw_affiliation_strings":["Faculty of Engineering, Tohoku University, Sendai, Japan 980","Tatsuo Higuchi graduated in 1962 from the Dept. Electronic Eng., Fac. Eng., Tohoku University, and obtained a Dr. of Eng. degree from there in 1967. He was an Assistant in 1967, Assoc. Professor in 1970 and Professor in 1980, on the Fac. Eng., Tohoku University. He is engaged in research on digital signal processing, especially unified design for the one- and multidimensional filters, architecture of signal processor, multiple-valued integrated circuits, multiple-valued information processing, and robot electronics. He received the Paper Award in 1984, 1985, and 1987 from Int. Symp. Multiple-Valued Logic (IEEE Computer Soc.), the Paper Award in 1984 and the Tech. Award in 1986 from Soc. Instr. Contr. Eng"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Tohoku University, Sendai, Japan 980","institution_ids":["https://openalex.org/I201537933"]},{"raw_affiliation_string":"Tatsuo Higuchi graduated in 1962 from the Dept. Electronic Eng., Fac. Eng., Tohoku University, and obtained a Dr. of Eng. degree from there in 1967. He was an Assistant in 1967, Assoc. Professor in 1970 and Professor in 1980, on the Fac. Eng., Tohoku University. He is engaged in research on digital signal processing, especially unified design for the one- and multidimensional filters, architecture of signal processor, multiple-valued integrated circuits, multiple-valued information processing, and robot electronics. He received the Paper Award in 1984, 1985, and 1987 from Int. Symp. Multiple-Valued Logic (IEEE Computer Soc.), the Paper Award in 1984 and the Tech. Award in 1986 from Soc. Instr. Contr. Eng","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5062434040"],"corresponding_institution_ids":["https://openalex.org/I201537933"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19823723,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"20","issue":"12","first_page":"23","last_page":"33"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9894000291824341,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.825928807258606},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.808974027633667},{"id":"https://openalex.org/keywords/associative-property","display_name":"Associative property","score":0.7774492502212524},{"id":"https://openalex.org/keywords/content-addressable-storage","display_name":"Content-addressable storage","score":0.4991278648376465},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4889048635959625},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.476377934217453},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46057724952697754},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4154055118560791},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3858719766139984},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37418240308761597},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.34062182903289795},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.21204665303230286},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.16622859239578247},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0877915620803833}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.825928807258606},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.808974027633667},{"id":"https://openalex.org/C159423971","wikidata":"https://www.wikidata.org/wiki/Q177251","display_name":"Associative property","level":2,"score":0.7774492502212524},{"id":"https://openalex.org/C2778618852","wikidata":"https://www.wikidata.org/wiki/Q1128613","display_name":"Content-addressable storage","level":4,"score":0.4991278648376465},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4889048635959625},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.476377934217453},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46057724952697754},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4154055118560791},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3858719766139984},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37418240308761597},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.34062182903289795},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.21204665303230286},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.16622859239578247},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0877915620803833},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/scj.4690201203","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690201203","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1974479233","https://openalex.org/W1985217410","https://openalex.org/W2011725389"],"related_works":["https://openalex.org/W2107697999","https://openalex.org/W1984090010","https://openalex.org/W1902246517","https://openalex.org/W2125477157","https://openalex.org/W1603053866","https://openalex.org/W2106040618","https://openalex.org/W1739853933","https://openalex.org/W323315606","https://openalex.org/W2174684259","https://openalex.org/W2061185823"],"abstract_inverted_index":{"Abstract":[0],"Associative":[1],"memories":[2,125],"and":[3,29,59,112,123],"associaLive":[4],"computer":[5],"systems":[6],"with":[7,85,143],"high\u2010speed":[8],"processing":[9,46,71,83],"capability":[10],"have":[11],"been":[12],"increasingly":[13],"required":[14],"in":[15,93],"the":[16,51,54,109,113,127,135,144,148],"real\u2010time":[17],"application":[18],"domains,":[19],"such":[20],"as":[21,65],"File":[22],"Maintenance,":[23],"Pattern":[24],"Recognition,":[25],"Translation,":[26],"Artificial":[27],"Intelligence,":[28],"so":[30,68],"on.":[31],"This":[32],"paper":[33],"presents":[34],"a":[35,80,99],"design":[36],"of":[37,98,104],"high\u2010performance":[38],"multiple\u2010valued":[39,66,76,86,121,124],"associative":[40,70,128,150],"memory":[41,129,151],"which":[42],"can":[43,90,130],"perform":[44],"ultrahigh\u2010speed":[45],"at":[47,134],"low":[48],"cost.":[49],"In":[50,95],"proposed":[52,149],"method,":[53],"correlation":[55,89],"between":[56],"input":[57],"pattern":[58,61],"memorized":[60],"is":[62,72,139,152],"represented":[63],"directly":[64],"information,":[67],"that":[69,141],"performed":[73],"efficiently":[74,133],"by":[75],"operations.":[77],"Based":[78],"on":[79],"complete":[81],"parallel":[82],"architecture":[84],"digit\u2010cell,":[87,101],"each":[88],"be":[91,131],"calculated":[92],"parallel.":[94],"hardware":[96],"implementation":[97,147],"single":[100],"two":[102],"kinds":[103],"new":[105],"devices":[106],"are":[107],"proposed:":[108],"SOS":[110],"transistor":[111],"floating\u2010gate":[114],"MOS":[115],"transistor.":[116],"By":[117],"using":[118],"these":[119],"devices,":[120],"operators":[122],"for":[126],"realized":[132],"device":[136],"level.":[137],"It":[138],"demonstrated":[140],"compared":[142],"corresponding":[145],"binary":[146],"very":[153],"compact.":[154]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}